# SONY

Diagonal 6.43 mm (Type 1/2.8) CMOS Solid-state Image Sensor with Square Pixel for Color Cameras

# **IMX515-AAQN-C**

For the latest data sheet, please visit www.sunnywale.com



#### **Description**

The IMX515-AAQN-C is a diagonal 6.4 mm (Type 1/2.8) CMOS active pixel type solid-state image sensor with a square pixel array and 8.46 M effective pixels. This chip operates with analog 2.9 V, digital 1.1 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color mosaic filters. This chip features an electronic shutter with variable charge-integration time.

(Applications: Surveillance cameras, FA cameras, Industrial cameras)

#### **Features**

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- ♦ Input frequency: 24 MHz / 27 MHz / 37.125 MHz / 72 MHz / 74.25 MHz
- ♦ Number of recommended recording pixels: 3840 (H) × 2160 (V) approx. 8.29M pixel
- ◆ Readout mode

All-pixel scan mode

Horizontal / Vertical 2/2-line binning mode

Window cropping mode

Horizontal / Vertical direction - Normal / Inverted readout mode

◆ Readout rate

Maximum frame rate in

All-pixel scan mode: 12 bit: 52.2 frame/s, 10 bit: 61.6 frame/s

◆ High dynamic range (HDR) function

Multiple exposure HDR

Digital overlap HDR

- ◆ Synchronizing sensors function
- ◆ Variable-speed shutter function (resolution 1H units)
- ♦ CDS / PGA function

0 dB to 30 dB : Analog Gain 30 dB (step pitch 0.3 dB)

30.3 dB to 72 dB : Analog Gain 30 dB + Digital Gain 0.3 dB to 42 dB (step pitch 0.3 dB)

◆ Supports I/C

CSI-2 serial data output ( 2 Lane / 4 Lane ), RAW10 / RAW12 output

Sony Semiconductor Solutions Corporation reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits.

SONY

#### **Device Structure**

◆ CMOS image sensor

◆ Image size

Diagonal 6.4 mm (Type 1/2.8) approx. 8.40 M pixels, All pixels

◆ Total number of pixels

3864 (H) × 2228 (V) approx. 8.60 M pixels

◆ Number of effective pixels

3864 (H) × 2192 (V) approx. 8.46 M pixels

◆ Number of active pixels

3864 (H) × 2176 (V) approx. 8.40 M pixels

◆ Number of recommended recording pixels

3840 (H) × 2160 (V) approx. 8.29 M pixels

◆ Unit cell size

 $1.45 \mu m (H) \times 1.45 \mu m (V)$ 

◆ Optical black

Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 36 pixels, rear 0 pixels

**♦** Dummy

Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 1 pixels, rear 1 pixels

Substrate material Silicon

# **Absolute Maximum Ratings**

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage (analog: 2.9 V)	$AV_{DD}$	-0.3	3.3	V	
Supply voltage (interface: 1.8 V)	$OV_DD$	-0.3	3.3	V	
Supply voltage (digital: 1.1 V)	DV <sub>DD</sub>	-0.3	2.0	V	
Input voltage	VI	-0.3	OV <sub>DD</sub> + 0.3	V	Not exceed 3.3 V
Output voltage	VO	-0.3	OV <sub>DD</sub> + 0.3	V	Not exceed 3.3 V
Operating temperature	Topr	-30	85	°C	
Storage temperature	Tstg	-40	85	°C	

# **Application Conditions**

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage (analog: 2.9 V)	$AV_{DD}$	2.80	2.90	3.00	V
Supply voltage (interface: 1.8 V)	OV <sub>DD</sub>	1.70	1.80	1.90	V
Supply voltage (digital: 1.1 V)	$DV_DD$	1.00	1.10	1.20	V
Performance guarantee temperature	Tspec	-10	_	60	°C

#### **USE RESTRICTION NOTICE**

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Semiconductor Solutions Corporation ("SSS") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a SSS subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of SSS on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by SSS from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening
  risk or are highly likely to cause significant property damage in the event of failure of the Products. You
  should consult your sales representative beforehand when you consider using the Products for such
  critical applications. In addition, you should not use the Products in weapon or military equipment.
- SSS disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

#### **Design for Safety**

 SSS is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

#### **Export Control**

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

#### No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that SSS and its licensors will license any intellectual property rights in such information by any implication or otherwise. SSS will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

#### **Governing Law**

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

#### **Other Applicable Terms and Conditions**

The terms and conditions in the SSS additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

General-0.0.9


# Contents

Description	
Features	1
Device Structure	2
Absolute Maximum Ratings	3
Application Conditions	3
USE RESTRICTION NOTICE	4
Optical Center	7
Pixel Arrangement	8
Block Diagram and Pin Configuration	9
Pin Description	11
Electrical Characteristics	13
DC Characteristics	13
Current Consumption	14
AC Characteristics	
Master Clock Waveform (INCK)	
System Clear (XCLR)	
XVS / XHS Input Characteristics in Slave Mode (Register XMASTER = 1)	
XVS / XHS Input Characteristics in Master Mode (Register XMASTER = 0)	
Serial Communication	
I/O Equivalent Circuit Diagram	
Spectral Sensitivity Characteristics	
Image Sensor Characteristics	
Image Sensor Characteristics Measurement Method	
Measurement Conditions	
Color Coding of Physical Pixel Array	
Definition of standard imaging conditions	
Measurement Method	
Setting Registers Using Serial Communication	
Description of Setting Registers (I <sup>2</sup> C)	
Register Communication Timing (I <sup>2</sup> C)	
Communication Protocol	
Register Write and Read (I <sup>2</sup> C)	
Single Read from Random Location	
Sequential Read Starting from Random Location	
Sequential Read Starting from Current Location	
Single Write to Random Location	
Sequential Write Starting from Random Location	
Register Map	
Readout Drive mode	
Operating mode	
Image Data Output Format (CSI-2 output)	
Frame Format	
Frame Structure	
Embedded Data Line	
Image Data Output Format	
All-pixel mode	
Horizontal/Vertical 2/2-line binning mode	
Window Cropping Mode	
Description of Various Functions	
Standby Mode	
Slave Mode and Master Mode	
Gain Adjustment Function	
Black Level Adjustment Function	
Normal Operation and Inverted Operation	
Shutter and Integration Time Settings	
Example of Integration Time Setting	
Normal Exposure Operation (Controlling the Integration Time in 1H Units)	67

Long Exposure Operation (Controlled by Expanding the Number of Lines per Frame)	68
Example of Integration Time Settings	69
CSI-2 Output	70
MIPI Transmitter	72
Internal A/D Conversion Bit Width Setting	73
Output Signal Range	
INCK Setting	74
Register Hold Setting	
Mode Transitions	
Other Functions	78
Power-on and Power-off Sequence	79
Power-on sequence	79
Slew Rate Limitation of Power-on Sequence	80
Power-off sequence	81
Sensor Setting Flow	82
Setting Flow in Sensor Slave Mode	82
Setting Flow in Sensor Master Mode	83
Peripheral Circuit	84
Spot Pixel Specifications	85
Zone Definition	85
Notice on White Pixels Specifications	86
Measurement Method for Spot Pixels	87
Spot Pixel Pattern Specifications	88
Marking	89
Notes On Handling	90
Package Outline	92
List of Trademark Logos and Definition Statements	93


# **Optical Center**

#### Top View



**Optical Center** 


# **Pixel Arrangement**



Reference pin number is consecutive numbering of package pin array.
 See the Pin Configuration for the number of each pin.
 Dummy is the effective pixels to ignore the data content.
 The last Effective line and column are not read-out.


Pixel Arrangement

# **Block Diagram and Pin Configuration**



Block Diagram

# **Bottom View (Ball Up)**



Pin Configuration

Data output

Capacitor connection

# **Pin Description**

No.	Pin No	I/O	Analog / Digital	Symbol	Description
1	A1	Power	D	VDDMIO	1.8 V power supply
2	A2	Power	D	VDDLPL1	1.1 V power supply
3	A8	GND	D	VSSLSC	1.1 V / 1.8 V GND
4	A9	Power	D	VDDLSC	1.1 V power supply
5	A10	Power	Α	VDDHPX	2.9 V power supply
6	B1	Power	D	VDDLSC	1.1 V power supply
7	B2	GND	D	VSSLPL1	1.1 V / 1.8 V GND
8	В3	0	D	DMO4P	CSI-2 output (data)
9	B4	0	D	DMO2P	CSI-2 output (data)
10	B5	0	D	DCKP	CSI-2 output (clock)
11	В6	0	D	DMO1P	CSI-2 output (data)
12	B7	0	D	DMO3P	CSI-2 output (data)
13	B8	Power	D	VDDMIO	1.8 V power supply
14	В9	GND	Α	VSSHPX	2.9 V GND
15	B10	GND	Α	VSSHDA	2.9 V GND
16	C1	Power	D	VDDLSC	1.1 V power supply
17	C2	GND	D	VSSLPL2	1.1 V / 1.8 V GND
18	C3	0	D	DMO4N	CSI-2 output (data)
19	C4	0	D	DMO2N	CSI-2 output (data)
20	C5	0	D	DCKN	CSI-2 output (clock)
21	C6	0	D	DMO1N	CSI-2 output (data)
22	C7	0	D	DMO3N	CSI-2 output (data)
23	C8	Power	D	VDDMIF	1.8 V power supply
24	C9	GND	D	VSSLSC	1.1 V / 1.8 V GND
25	C10	Power	D	VDDLSC	1.1 V power supply
26	D1	Power	D	VDDLCN	1.1 V power supply
27	D2	GND	D	VSSLSC	1.1 V / 1.8 V GND
28	D3	Power	D	VDDLPL2	1.1 V power supply
29	D4	Power	D	VDDLSC	1.1 V power supply
30	D5	GND	D	VSSLSC	1.1 V / 1.8 V GND
31	D6	Power	D	VDDLSC	1.1 V power supply
32	D7	GND	D	VSSLSC	1.1 V / 1.8 V GND
33	D8	Power	Α	VDDHDA	2.9 V power supply
34	D9	GND	D	VSSLCN	1.1 V / 1.8 V GND
35	D10	Power	D	VDDLCN	1.1 V power supply
36	E1	GND	D	VSSLCN	1.1 V / 1.8 V GND
37	E2	GND	D	VSSLSC	1.1 V / 1.8 V GND
38	E3	Power	D	VDDLSC	1.1 V power supply
39	E4	I/O	D	SCL	Serial clock input
40	E5	Power	D	VDDLIF	1.1 V power supply
41	E6	I	D	XCLR	System clear
42	E7	0	Α	TVMON	TEST output pin, OPEN
43	E8	Power	Α	VDDSUB	2.9 V power supply
44	E9	Power	Α	VDDHQV	2.9 V power supply
45	E10	Power	Α	VDDHCM	2.9 V power supply
46	F1	GND	Α	VSSHPX	2.9 V GND

No.	Pin No	I/O	Analog / Digital	Symbol	Description
47	F2	Power	Α	VDDHCM	2.9 V power supply
48	F3	I/O	D	XHS	Horizontal sync signal
49	F4	1	D	TENABLE	Test enable, OPEN
50	F5	I/O	D	TOUT	Digital TEST output pin, OPEN
51	F6	1	D	SLAMODE0	Select slave address
52	F7	0	Α	VRHT	Capacitor connection
53	F8	0	Α	VRLRS	Capacitor connection
54	F9	0	Α	VRLT	Capacitor connection
55	F10	GND	Α	VSSHPX	2.9 V GND
56	G1	Power	Α	VDDHPX	2.9 V power supply
57	G2	Power	Α	VDDHQV	2.9 V power supply
58	G3	I	D	INCK	Master clock input
59	G4	I/O	D	XVS	Vertical sync signal
60	G5	I/O	D	SDA	Serial data communication
61	G6	I	D	SLAMODE1	Select slave address
62	G7	Power	D	VDDMIO	1.8 V power supply
63	G8	GND	D	VSSLSC	1.1 V / 1.8 V GND
64	G9	Power	D	VDDLSC	1.1 V power supply
65	G10	Power	Α	VDDHPX	2.9 V power supply

# **Electrical Characteristics**

#### **DC Characteristics**

Ite	m	Pins	Symbol	Condition	Min.	Тур.	Max.	Unit
	Analog	VDDHx	AV <sub>DD</sub>		2.80	2.90	3.00	٧
Supply voltage	Interface	VDDMx	OV <sub>DD</sub>		1.70	1.80	1.90	٧
remage	Digital	VDDLx	DV <sub>DD</sub>		1.00	1.10	1.20	٧
Digital input voltage		XHS XVS XCLR	VIH	XVS / XHS	0.8 × OV <sub>DD</sub>	_	_	٧
Digital input	voltage	INCK SLAMODE0 SLAMODE1	VIL	Slave Mode	_	_	0.2 × OV <sub>DD</sub>	V
Digital output voltage		XHS XVS	VOH	XVS / XHS	OV <sub>DD</sub> - 0.2	_	_	V
Digital outpu	it voitage	TOUT	VOL Master Mode		_	_	0.2	V

#### **Current Consumption**

Item	Symbol	Тур.	Max.	Unit
Operating current	I <sub>AVDD</sub>	128	156	mA
MIPI CSI-2 / 4 Lane, 1485 Mbps 10 bit, 60 frame/s	I <sub>OVDD</sub>	3	3	mA
All-pixel mode	I <sub>DVDD</sub>	187	250	mA
	I <sub>AVDD_</sub> STB	_	0.2	mA
Standby current	I <sub>OVDD_STB</sub>	_	0.2	mA
	IDVDD_STB	_	15.1	mA

Operating current: (Typ.) Supply voltage 2.9 V / 1.8 V / 1.1 V, Tj = 25  $^{\circ}$ C, standard luminous intensity.


(Max.) Supply voltage 3.0 V / 1.9 V / 1.2 V, Tj = 60  $^{\circ}$ C, worst state of internal circuit

operating current consumption.

Standby: (Max.) Supply voltage 3.0 V / 1.9 V / 1.2 V, Tj = 60 °C, INCK: 0 V, light-obstructed state.

#### **AC Characteristics**

# Master Clock Waveform (INCK)




INCK 24 MHz, 27 MHz, 37.125 MHz, 72 MHz, 74.25 MHz

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks	
INCK clock frequency	finck	f <sub>INCK</sub> × 0.96	finck	f <sub>INCK</sub> × 1.02	MHz	f <sub>INCK</sub> = 24 MHz, 27 MHz,	
INCK Low level pulse width	twLinck	4	_	_	ns	37.125 MHz, 72 MHz,	
INCK High level pulse width	twHINCK	4	_	_	ns	74.25 MHz	
INCK clock duty	_	45	50	55	%	Define with 0.5 × OV <sub>DD</sub>	
INCK Rise time	Tr_inck	_	_	5	ns	20 % to 80 %	
INCK Fall time	Tf_inck	_	_	5	ns	80 % to 20 %	

<sup>\*</sup> The INCK fluctuation affects the frame rate.


SONY

# System Clear (XCLR)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
XCLR Low level pulse width	twlxclr	4 / finck		ı	ns	
XCLR Rise time	Tr_xclr	_	_	5	ns	20 % to 80 %
XCLR Fall time	Tf_xclr	_	_	5	ns	80 % to 20 %

# XVS / XHS Input Characteristics in Slave Mode (Register XMASTER = 1)



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
XHS Low level pulse width	twlxHs	4 / finck	l	l	ns	
XHS High level pulse width	twnxns	4 / finck			ns	
XVS - XHS fall width	tHFDLY	1 / finck	_	_	ns	
XHS - XVS rise width	tvrdly	1 / finck	_	_	ns	
XVS Rise time	Tr_xvs		1	5	ns	20 % to 80 %
XVS Fall time	Tf_xvs	_		5	ns	80 % to 20 %
XHS Rise time	Tr_xhs			5	ns	20 % to 80 %
XHS Fall time	Tf_xhs	_	_	5	ns	80 % to 20 %

#### XVS / XHS Input Characteristics in Master Mode (Register XMASTER = 0)

<sup>\*</sup> XVS and XHS cannot be used for the sync signal to pixels.


Be sure to detect sync code to detect the start of effective pixels in 1 line.

For the output waveforms in master mode, see the item of "Slave Mode and Master Mode"



# **Serial Communication**

 $I^2C$ 



# I<sup>2</sup>C Specification

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Low level input voltage	VIL	-0.3	-	0.3 × OV <sub>DD</sub>	٧	
High level input voltage	VIH	0.7 × OV <sub>DD</sub>	_	1.9	٧	
Low level output voltage	Vol	0	_	0.2 × OV <sub>DD</sub>	٧	OV <sub>DD</sub> < 2 V, Sink 3 mA
High level output voltage	Vон	0.8 × OV <sub>DD</sub>	_	_	٧	
Input current	li	-10	_	10	μΑ	0.1 × OV <sub>DD</sub> to 0.9 × OV <sub>DD</sub>
Input Capacitance for SCL / SDA	Ci	_	_	10	pF	

# I<sup>2</sup>C AC Characteristics (Standard-mode, Fast-mode)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCL clock frequency	f <sub>SCL</sub>	0	_	400	kHz	
Hold time (Start Condition)	thd;sta	0.6	_	_	μs	
Low period of the SCL clock	t <sub>LOW</sub>	1.3	_	_	μs	
High period of the SCL clock	tніgн	0.6	_	_	μs	
Set-up time (Repeated Start Condition)	t <sub>SU;STA</sub>	0.6	_	_	μs	
Data hold time	thd;dat	0	_	0.9	μs	
Data set-up time	tsu;dat	100	_	_	ns	
Rise time of both SDA and SCL signals	t <sub>r</sub>	_	_	300	ns	
Fall time of both SDA and SCL signals	t <sub>f</sub>	_	_	300	ns	
Set-up time (Stop Condition)	tsu;sто	0.6	_	_	μs	
Bus free time between a STOP and START Condition	t <sub>BUF</sub>	1.3	_	_	μs	
Output fall time	tof	_	_	250	ns	Load 10 pF to 400 pF, 0.7 × OV <sub>DD</sub> to 0.3 × OV <sub>DD</sub>

# I<sup>2</sup>C AC Characteristics (Fast-mode Plus)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCL clock frequency	f <sub>SCL</sub>	0	_	1000	kHz	INCK ≥ 16 MHz
Hold time (Start Condition)	thd;sta	0.26	_	-	μs	
Low period of the SCL clock	tLOW	0.5	_	-	μs	
High period of the SCL clock	t <sub>HIGH</sub>	0.26	_	_	μs	
Set-up time (Repeated Start Condition)	tsu;sta	0.26	_	-	μs	
Data hold time	thd;dat	0	_	0.9	μs	
Data set-up time	t <sub>SU;DAT</sub>	50	_	_	ns	
Rise time of both SDA and SCL signals	tr	_	_	120	ns	
Fall time of both SDA and SCL signals	t <sub>f</sub>	_	_	120	ns	
Set-up time (Stop Condition)	tsu;sto	0.26	_	-	μs	
Bus free time between a STOP and START Condition	t <sub>BUF</sub>	0.5	_	_	μs	
Output fall time	tof	_	_	120	ns	Load 10 pF to 400 pF, 0.7 × OV <sub>DD</sub> to 0.3 × OV <sub>DD</sub>


# I/O Equivalent Circuit Diagram

⊠: External pin

Symbol	Equivalent circuit	Symbol	Equivalent circuit
TENABLE	VDDMIO  VDDMIO  VDDMIO  VSSLSC	XVS XHS TOUT	VDDMIO  VSSLSC  VDDMIO  VSSLSC
INCK	VDDMIO  VSSLPL	XCLR SLAMODE0 SLAMODE1	VDDMIO  VSSLSC
SDA SCL	VDDMIO  Vinout  VSSLSC	VRLRS VRLT	VSSHPX  ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓
TVMON	VDDHDA  Out  VSSHDA	DMOxP DMOxN DCKP DCKN	VDDLIF DMOXP DCKP DMOXN DCKN VSSLSC
VRHT	VSSHPX		

# **Spectral Sensitivity Characteristics**

(Characteristics in the wafer status)



#### **Image Sensor Characteristics**

 $(AV_{DD} = 2.9 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.1 \text{ V}, Tj = 60 ^{\circ}C, All-pixel mode, 12 bit 30 frame/s, Gain: 0 dB)$ 

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks	
G sensitivity (New measurement conditions)		S	4794 (702)	5640 (826)	_	Digit/lx/s (mV/lx/s)	1	F5.6 12 bit converted value	
G sensitivity (Old measurement conditions)		S	1926 (282)	2266 (332)	_	_   _   _		1/30 s storage 12 bit converted value	
Sensitivity	R/G	RG	0.47	_	0.63	_	2		
ratio	B/G	BG	0.31	1	0.49	1	2	_	
Saturation sign	nal	Vsat	3895 (570)	l		Digit (mV)	3	12 bit converted value	
Video signal sl	nading	SH		_	25	%	4		
Vertical line		VL	_	_	90	μV	5	12 bit converted value	
Dark signal		Vdt		_	0.89 (0.13)	Digit (mV)	6	1/30 s storage 12 bit converted value	
Dark signal sh	ading	ΔVdt			0.89 (0.13)	Digit (mV)	7	1/30 s storage 12 bit converted value	

Note) 1. Converted value into mV using 1Digit = 0.1465 mV for 12-bit output and 1Digit = 0.5865 mV for 10-bit output.

- 2. The video signal shading is the measured value in the wafer status (including color filter) and does not include characteristics of the seal glass.
- 3. The characteristics above apply to effective pixel area.
- 4. Since the measurement conditions are in transition, the old conditions are also described.

#### **Image Sensor Characteristics Measurement Method**


#### **Measurement Conditions**

1. In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output.

#### **Color Coding of Physical Pixel Array**

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The R signal and Gr signal lines and the Gb signal and B signal lines are output successively.



Color Coding Diagram

#### **Definition of standard imaging conditions**

- ◆ Standard imaging condition I:

  Using a purple excitation LED light source with a color temperature of 2850 K, an IR cut filter CM700 (t = 1.0 mm)
- is placed between the LED light source and the sensor receiving surface to irradiate substantially parallel light.

  Standard imaging condition II:
- Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM700 (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.
- ◆ Standard imaging condition III:

  Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM700 (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### **Measurement Method**

#### Sensitivity

[New measurement conditions]

Set the measurement condition to the standard imaging condition I, and calculate using the illuminance (Ev) of the sensor receiving surface, the signal values (VGr, VGb, VR, VB) at the center of the screen, and the integration time (T).

$$VG = (VGr + VGb) / 2$$
  
 $Sg = VG / (Ev \times T) [Digit / Ix / s]$ 

#### [Old measurement conditions]

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

$$S = (VGr + VGb) / 2 \times 100 / 30 [mV]$$

#### 2. Sensitivity ratio

By using the R and B signal outputs (VR, VB) obtained from the sensitivity measurement, substitute the values into the following formulas.

RG = VR / VG BG = VB / VG

#### Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, 300 mV, measure the minimum values of the Gr, Gb, R and B signal outputs.

#### 4. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 300 mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = (Gmax - Gmin) / 300 \times 100 [\%]$$

#### 5 Vertical Line

With the device junction temperature of 60  $^{\circ}$ C and the device in the light-obstructed state, calculates each average output of Gr, Gb, R and B on respective columns. Calculates maximum value of difference with adjacent column on the same color (VL [ $\mu$ V]).

#### 6. Dark signal

With the device junction temperature of 60 °C and the device in the light-obstructed state, divide the output difference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).

#### 7. Dark signal shading

After the measurement item 6, measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output, and substitute the values into the following formula.


 $\Delta Vdt = Vdmax - Vdmin [mV]$ 

#### **Setting Registers Using Serial Communication**

This sensor can write and read the setting values of the various registers shown in the Register Map by  $I^2C$  communication. See the Register Map for the addresses and setting values to be set.

#### Description of Setting Registers (I<sup>2</sup>C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions. Using SLAMODE0 and SLAMODE1 pins, SLAVE address can be changed.



Pin connection of serial communication

#### SLAVE Address

SLAMODE1 pin	SLAMODE0 pin	MSB							LSB
Low	Low	0	0	1	1	0	1	0	R/W
Low	High	0	0	1	0	0	0	0	R/W
High	Low	0	1	1	0	1	1	0	R/W
High	High	0	1	1	0	1	1	1	R/W

<sup>\*</sup> R/W is data direction bit

#### R/W

R / W bit	Data direction
0	Write (Master to Sensor)
1	Read (Sensor to Master)

#### I<sup>2</sup>C pin description

Symbol	Pin No.	Remarks
SCL	E4	I <sup>2</sup> C serial clock input
SDA	G5	I <sup>2</sup> C serial data communication


SONY

IMX515-AAQN-C

#### Register Communication Timing (I<sup>2</sup>C)

In  $I^2C$  communication system, communication can be performed during the period excluding the communication prohibited period (1 XHS period) shown below .


The registers whose reflection timing is "V" in the register map are reflected by the "Frame reflection register reflection timing" when communication is performed during the communication period shown in the figure below. Registers whose reflection timing is "I" (Immediately) are reflected when the communication is performed. Using REGHOLD function is recommended for register setting using I²C communication. For REGHOLD function, see item "Register Hold Setting" in section "Description of Various Functions".



SONY IMX515-AAQN-C


#### **Communication Protocol**


I<sup>2</sup>C serial communication supports a 16-bit register address and 8-bit data message type.




#### Communication Protocol

Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SCL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.






#### Stop Condition



Repeated Start Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and releases (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge

#### Register Write and Read (I<sup>2</sup>C)

This sensor supports the following four read operations and two write operations.

#### Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose, it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication.



Single Read from Random Location

#### Single Read from Current Location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read/write is performed, the index is incremented by the subsequent Acknowledge/Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Single Read from Current Location



#### Sequential Read Starting from Random Location

In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition.

Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Random Location

#### **Sequential Read Starting from Current Location**

When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA.

This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Current Location

SONY IMX515-AAQN-C

#### Single Write to Random Location


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

#### **Sequential Write Starting from Random Location**

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location

#### **Register Map**

This sensor has a total of  $4352 (256 \times 17)$  bytes of registers. Each register has an address consisting of the MSB address in the range 30h to 40h and the LSB address in the range 00h to FFh. Use the default values for addresses not listed in the Register Map. Since there are registers that need to be changed from the default values, make sure that the sensor control side can set a total of 4352 bytes.

There are three different register reflection timings.

About the reflection timing column of the Register Map, registers noted as "I" are reflected immediately after writing to register, registers noted as "S" are set during standby mode and reflected after standby cancel, registers noted as "V" are reflected at "Frame reflection register reflection timing" described in item "Register Communication Timing (I<sup>2</sup>C)" in section "Setting Registers Using Serial Communication".

Do not communicate or set to an address not listed in the Register Map. Doing so may result in operation errors. However, registers may be added to addresses not currently listed in the Register Map, so be prepared to enable register communication for the entire range from addresses 3000h to 40FFh.

- \* For registers in which the description column is written in red, change the default value to the setting value written in red after reset.
- \*\* Only the gain setting is reflected and output in the frame that is delayed by one frame from the set frame.
- \*\*\* Settings other than those described in the description column are prohibited.

# (1) Registers corresponding to address = 30\*\*h.

					lt value	
Address	bit	Register	Description	after	reset	Reflection
Audiess	Dit	name	Description	Ву	Ву	timing
				register	address	
	0	STANDBY	Standby 0: Operating 1: Standby	1h		I
	1	_	Fixed to "0h"	0h	1	_
	2	_	Fixed to "0h"	0h		_
3000h	3	_	Fixed to "0h"	0h	01h	_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
			Register hold			
		DECHOLD	(Function not to update V reflection	Oh		
	0	REGHOLD	register)	0h		I
			0: Invalid 1: Valid			
	1	1	Fixed to "0h"	0h		_
3001h	2	_	Fixed to "0h"	0h	00h	_
	3	_	Fixed to "0h"	0h		_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
			Setting of master mode operation			
	0	XMSTA	0: Master mode operation start	1h		I
			1: Master mode operation stop			
	1	1	Fixed to "0h"	0h		_
20006	2	1	Fixed to "0h"	0h	045	_
3002h	3	_	Fixed to "0h"	0h	01h	_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
			Select Master /Slave mode			
	0	XMASTER	0: Master mode	0h		S
			1: Slave mode			
	1	-	Fixed to "0h"	0h		_
00001-	2	1	Fixed to "0h"	0h	001-	_
3003h	3	-	Fixed to "0h"	0h	00h	_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		_

Address	hit	Register	Description		t value reset	Reflection
Address bit name	Description	By register	By address	timing		
	0		LSB	register	uddicoo	
	2					
3008h	3	DOWN T TIME	The cooking is not a cooking to INOV		FFh	
	4 5	BCWAIT_TIME [9:0]	The value is set according to INCK. See "INCK Setting".	0FFh		S
	6	[5.0]	loce involveduing.			
	7					
	0					
	1		MSB			
	2	_	Fixed to "0h"	0h		_
3009h	3		Fixed to "0h"	0h	00h	_
300911	4		Fixed to "0h"	0h	0011	
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	0		LSB			
	1					
	2					
300Ah	3				B6h	
	4	CPWAIT_TIME	The value is set according to INCK.	0B6h		S
	5	[9:0]	See "INCK Setting".			
	6					
	7					
	0		MSB			
	2	_	Fixed to "0h"	0h		_
	3	_	Fixed to "0h"	0h		_
300Bh	4	_	Fixed to "0h"	0h	A0h	_
	5	_	Fixed to "1h"	1h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "1h"	1h		_
	0		Window mode setting			
	1	WINMODE	0: All-pixel mode, Horizontal/Vertical	Oh		\/
	2	[3:0]	2/2-line binning	0h		V
301Ch	3		4: Window cropping mode		00h	
301011	4	_	Fixed to "0h"	0h	UUII	_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_

		Register			lt value reset	Reflection
Address	bit	name	Description	By	Ву	timing
				register	address	9
		Mode setting				
	0	HADD	0h: All-pixel mode	0h		S
			1h: Horizontal 2 binning			
	1	_	Fixed to "0h"	0h	1	_
	2	_	Fixed to "0h"	0h	1	_
3020h	3	_	Fixed to "0h"	0h	00h	_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
		VADD	Mode setting			
	0		0h: All-pixel mode	0h		S
			1h: Vertical 2 binning			
	1	_	Fixed to "0h"	0h	00h	_
3021h	2	_	Fixed to "0h"	0h		_
302111	3	_	Fixed to "0h"	0h	oun	_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	0	ADDMODE	Mode setting			
		[1:0]	0h: All-pixel mode	0h		S
	1	[1.0]	1h: Horizontal/Vertical 2/2-line binning			
	2	_	Fixed to "0h"	0h		_
3022h	3	_	Fixed to "0h"	0h	00h	_
	4	_	Fixed to "0h"	0h		_
	5		Fixed to "0h"	0h		
	6		Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		_

		Register		Defaul after	Reflection	
Address	bit	name	Description	Ву	Ву	timing
				register	address	
	0		LSB			
	1					
	2					
3024h	3				CAh	
	4					
	5					
	6		In sensor master mode			
	7		Vertical period			
	0		Voltical polica			
	1	VMAX	For details, see the item of	008CAh		V
	2	[19:0]	"Slave Mode and Master Mode"			
3025h	3		in the section of		08h	
	4		"Description of Various Functions".			
	5					
	6					
	7					
	0					
	1					
	2		Men			
3026h	3 4		MSB Fixed to "0h"	0h	00h	
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		
	0	_	LSB	UII		_
	1		LSB			
	2					
	3					
3028h	4				26h	
	5		In sensor master mode			
	6		Horizontal period			
	7	HMAX				
	0	[15:0]	For details, see the item of	0226h		V
	1	[10.0]	"Slave Mode and Master Mode"			
	2		in the section of			
	3		"Description of Various Functions".			
3029h	4				02h	
	5					
	6					
	7		MSB			

Address	h:a	Register	Description		t value reset	Reflection
Address	bit	name	Description	By register	By address	timing
	0	HREVERSE	Horizontal direction Readout inversion control 0: Normal 1: Inverted	0h		V
3030h	1	VREVERSE	Vertical direction Readout inversion control 0: Normal 1: Inverted	0h	00h	V
	2	_	Fixed to "0h"	0h		_
	3	_	Fixed to "0h"	0h		_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		_
	0	ADBIT [1:0]	AD conversion bit width setting 0: AD 10-bit	1h		S
	1	[1.0]	1: AD 12-bit ( 11 bits + digital dither )			
	2	_	Fixed to "0h"	0h		
3031h	3	_	Fixed to "0h"	0h	01h	_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	0	MDBIT	Number of output bits setting 0: 10-bit 1: 12-bit	1h		S
	1		Fixed to "0h"	0h		_
20206	2	1	Fixed to "0h"	0h	046	_
3032h	3		Fixed to "0h"	0h	01h	_
	4		Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	0		Output IF mode setting 5: 891 Mbps			
	1	SYS_MODE	7: 594 Mbps	4h		s
	2	[3:0]	8: 1440 / 1485 Mbps	411		
3033h	3		9: 720 Mbps		04h	
303311	4	_	Fixed to "0h"	0h	0411	
	5	<u> </u>	Fixed to "0h"	0h		
	6	<u> </u>	Fixed to "0h"	0h		
	7	<u>-</u>	Fixed to "0h"	0h	1	<del>-</del>
L	1	_	I IVER IO OII	UII	l	

Address	L:4	Register	Description		t value reset	Reflection
Address	bit	name	Description	By register	By address	timing
3040h	0 1 2 3 4 5 6	PIX_HST [12:0]	In window cropping mode Start position (Horizontal direction)	0000h	00h	V
3041h	0 1 2 3 4		Multiples of 2  MSB		00h	
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h	4	_
	7	_	Fixed to "0h"	0h		_
3042h	0 1 2 3 4 5 6 7	PIX_HWIDTH [12:0]	In window cropping mode Cropping width (Horizontal direction)	0F18h	18h	V
3043h	0 1 2 3 4 5		MSB Fixed to "0h" Fixed to "0h"	Oh Oh	0Fh	
	7	_	Fixed to "0h"	0h		
3044h	0 1 2 3 4 5 6 7	PIX_VST [12:0]	In window cropping mode Start position (Vertical direction)  Designated in Line × 2,	0000h	00h	V
3045h	0 1 2 3 4 5	— —	MSB Fixed to "0h"  Fixed to "0h"	Oh Oh	00h	
	7	_	Fixed to "0h"	0h	1	_
	<u> </u>	1			1	

		Register	5		t value reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
	0		LSB			
	1					
	2					
3046h	3				20h	
304011	4		In window cropping mode		2011	
	5	DIV VANIDTU	Cropping width (Vertical direction)			
	6	PIX_VWIDTH [12:0]	(Vertical direction)	1120h		V
	7	[12.0]	Designated in Line × 2,			
	0		Multiples of 4			
	1		ividitiples of 4			
	2					
3047h	3				11h	
304711	4		MSB		1111	
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	0		LSB			
	1					
	2					
3050h	3				66h	
303011	4				0011	
	5					
	6					
	7					
	0					
	1	SHR0	Storage time adjustment	00066h		V
	2	[19:0]	Designated in line units.	0000011		V
3051h	3				00h	
303111	4				0011	
	5					
	6					
	7					
	0					
	1					
	2					
3052h	3		MSB		00h	
303211	4	_	Fixed to "0h"	0h	0011	_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		_

		Register			lt value reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
	0		LSB	_		
	1					
	2					
20001	3	0.111. 500.0			001	
3090h	4	GAIN_PGC_0	Gain setting	000h	00h	V
	5	[8:0]	(0.0dB to 72.0dB / 0.3dB step)			
	6					
	7					
	0		MSB			
	1	_	Fixed to "0h"	0h		_
3091h	2	_	Fixed to "0h"	0h	00h	_
	3	_	Fixed to "0h"	0h		_
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	0	\/\ /\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	XVS pin setting in master mode			
	-	XVSOUTSEL [1:0]	0: Fixed to Low	2h		1
	1		2: VSYNC output			
	2	VUCOUTOEI	XHS pin setting in master mode		2Ah	
20C0b	-	XHSOUTSEL [1:0]	0: Fixed to Low	2h		1
30C0h	3	[1.0]	2: HSYNC output			
	4		Fixed to "2h"	2h		
	5	_	I ixed to 211	211		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
	0	XVS_DRV	XVS pin setting			
		[1:0]	0: XVS output (Master mode)	3h		S
	1	[1.0]	3: HiZ (Slave mode)			
	2	XHS_DRV	XHS pin setting			
30C1h	_	[1:0]	0: XHS output (Master mode)	3h	0Fh	S
300111	3	[1.0]	3: HiZ (Slave mode)		0111	
	4	_	Fixed to "0h"	0h		
	5			0		
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_

Address	h:t	Register	December		lt value reset	Reflection
Address	bit	name	Description	By register	By address	timing
	0	_	Fixed to "0h"	0h		_
	1	_	Fixed to "0h"	0h		_
	2	_	Fixed to "0h"	0h		_
	3	_	Fixed to "0h"	0h		_
			XVS pulse width setting			
30CCh	4	XVSLNG	in master mode. 0: 1H	0h	00h	I
	5	[1:0]	1: 2H 2: 4H 3: 8H			
	6	_	Fixed to "0h"	0h		_
	7		Fixed to "0h"	0h		_
	0	_	Fixed to "0h"	0h	_	_
	1	_	Fixed to "0h"	0h	1	_
	2	_	Fixed to "0h"	0h		_
	3	_	Fixed to "0h"	0h		_
30CDh	4	XHSLNG	XHS pulse width setting in master mode. 0: 16clock	0h	00h	
	5	[1:0]	1: 32clock 2: 64clock 3: 128clock	UII		1
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
30D9h	0 1 2 3 4	DIG_CLP_VSTART [4:0]	The value is set according to Readout mode. 2: Horizontal / Vertical 2/2-line binning mode 6: All-pixel scan mode	06h	06h	S
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h	1	_
	7	_	Fixed to "0h"	0h	1	_
	0	DIG_CLP_VNUM	The value is set according to Readout mode.  1: Horizontal / Vertical 2/2-line binning	2h		S
	1	[1:0]	mode 2: All-pixel scan mode			
30DAh	2	_	Fixed to "0h"	0h	02h	
	3	_	Fixed to "0h"	0h	1	
	4	_	Fixed to "0h"	0h	1	_
	5	_	Fixed to "0h"	0h	_	_
	6	_	Fixed to "0h"	0h	1	
	7	_	Fixed to "0h"	0h		_

Address	bit	Register name	Description	Default value after reset		Reflection
	DIT		Description	Ву	Ву	timing
				register	address	
	0		LSB			
	1					
	2					
30E2h	3		Black level offset value setting		32h	
	4	BLKLEVEL	_	0006	3211	
	5	[9:0]	10-bit readout mode: 1digit/1h	032h		1
	6		12-bit readout mode: 4digit/1h			
	7					
	0					
	1		MSB			
	2	_	Fixed to "0h"	0h		_
20526	3	_	Fixed to "0h"	0h	006	_
30E3h	4	_	Fixed to "0h"	0h	00h	_
- -	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_

# (2) Registers corresponding to address = 31\*\*h.

Addross	hit	Register	Description		t value reset	Reflection
Address	bit	name	Description	By register	By address	timing
3115h	[7:0]	INCKSEL1 [7:0]	The value is set according to INCK. See "INCK Setting".	00h	00h	S
3116h	[7:0]	INCKSEL2 [7:0]	The value is set according to INCK. See "INCK Setting".	28h	28h	S
3118h	0 1 2 3 4 5 6	INCKSEL3 [10:0]	LSB  The value is set according to INCK. See "INCK Setting".	0C0h	C0h	S
3119h	0 1 2		MSB	Ol-		
	3	_	Fixed to "0h"	0h	- 00h -	
	4	_	Fixed to "0h"	0h		
	5	_	Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		
	7	_	Fixed to "0h"	0h		_
311Ah	0 1 2 3 4 5 6 7	INCKSEL4 [10:0]	The value is set according to INCK. See "INCK Setting".	0E0h	E0h	S
	0 1 2		MSB			
311Bh	3	_	Fixed to "0h"	0h	00h	
	4	_	Fixed to "0h"	0h		_
	5	_	Fixed to "0h"	0h		_
	6	_	Fixed to "0h"	0h		_
311Eh	7 [7:0]	— INCKSEL5 [7:0]	Fixed to "0h"  The value is set according to INCK. See "INCK Setting".	0h 28h	28h	s

# (3) Registers corresponding to address = 32\*\*h.

Addraga	b.14	Register	Description	Default value after reset		Reflection
Address	bit	name		Ву	Ву	timing
				register	Address	
32D4h	[7:0]	_	Set to "21h"	20h	20h	S
32ECh	[7:0]	_	Set to "A1h"	A0h	A0h	S

# (4) Registers corresponding to address = 34\*\*h.

Addraga		Register	Description	Default value after reset		Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	Address	
344Ch	[7:0]	1	Set to "2Bh"	00h	00h	S
344Dh	[7:0]	1	Set to "01h"	00h	00h	S
344Eh	[7:0]	1	Set to "EDh"	00h	00h	S
344Fh	[7:0]	1	Set to "01h"	00h	00h	S
3450h	[7:0]	1	Set to "F6h"	00h	00h	S
3451h	[7:0]	1	Set to "02h"	00h	00h	S
3452h	[7:0]	_	Set to "7Fh"	00h	00h	S
3453h	[7:0]	_	Set to "03h"	00h	00h	S

## (5) Registers corresponding to address = 35\*\*h.

A dducco		Register	Description	Default value after reset		Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
358Ah	[7:0]	1	Set to "04h"	06h	06h	S
35A1h	[7:0]	-	Set to "02h"	00h	00h	S
35ECh	[7:0]	-	Set to "27h"	04h	04h	S
35EEh	[7:0]	_	Set to "8Dh"	27h	27h	S
35F0h	[7:0]	_	Set to "8Dh"	29h	29h	S
35F2h	[7:0]	_	Set to "29h"	04h	04h	S

## (6) Registers corresponding to address = 36\*\*h.

Address bit		Register		Default value		
	bit		Description	after	reset	Reflection
Address	DIL	name	Description	Ву	Ву	timing
				register	Address	
36BCh	[7:0]	ı	Set to "0Ch"	00h	00h	S
36CCh	[7:0]	ı	Set to "53h"	FFh	FFh	S
36CDh	[7:0]	ı	Set to "00h"	01h	01h	S
36CEh	[7:0]	ı	Set to "3Ch"	00h	00h	S
36D0h	[7:0]	ı	Set to "8Ch"	FFh	FFh	S
36D1h	[7:0]	ı	Set to "00h"	01h	01h	S
36D2h	[7:0]	ı	Set to "71h"	00h	00h	S
36D4h	[7:0]	ı	Set to "3Ch"	00h	00h	S
36D6h	[7:0]	ı	Set to "53h"	FFh	FFh	S
36D7h	[7:0]	ı	Set to "00h"	01h	01h	S
36D8h	[7:0]	_	Set to "71h"	00h	00h	S
36DAh	[7:0]	_	Set to "8Ch"	FFh	FFh	S
36DBh	[7:0]	_	Set to "00h"	01h	01h	S

# (7) Registers corresponding to address = 37\*\*h.

Address		Register	Description	Default value after reset		Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
3701h	[7:0]	ADBIT1 [7:0]	The value is set according to the AD conversion bit width.  00h: AD 10-bit  03h: AD 12-bit (11 bits + digital dither)	03h	03h	S
3720h	[7:0]	_	Set to "00h"	07h	07h	S
3724h	[7:0]	1	Set to "02h"	0Ah	0Ah	S
3726h	[7:0]		Set to "02h"	0Ah	0Ah	S
3732h	[7:0]	_	Set to "02h"	00h	00h	S
3734h	[7:0]	_	Set to "03h"	0Ah	0Ah	S
3736h	[7:0]	_	Set to "03h"	0Ah	0Ah	S
3742h	[7:0]	_	Set to "03h"	00h	00h	S

## (8) Registers corresponding to address = 38\*\*h.

		Register	<b>-</b>	Default value after reset		Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
3862h	[7:0]		Set to "E0h"	7Fh	7Fh	S
38CCh	[7:0]	1	Set to "30h"	33h	33h	S
38CDh	[7:0]	1	Set to "2Fh"	33h	33h	S

# (9) Registers corresponding to address = 39\*\*h.

A -1-1	1-14	Register	Description		t value reset	Reflection
Address	bit	name	Description	Ву	Ву	timing
				register	address	
395Ch	[7:0]	_	Set to "0Ch"	00h	00h	S
39A4h	[7:0]	_	Set to "07h"	00h	00h	S
39A8h	[7:0]	_	Set to "32h"	1Eh	1Eh	S
39AAh	[7:0]	_	Set to "32h"	1Eh	1Eh	S
39ACh	[7:0]	_	Set to "32h"	19h	19h	S
39AEh	[7:0]	_	Set to "32h"	19h	19h	S
39B0h	[7:0]	_	Set to "32h"	19h	19h	S
39B2h	[7:0]	_	Set to "2Fh"	19h	19h	S
39B4h	[7:0]		Set to "2Dh"	19h	19h	S
39B6h	[7:0]	1	Set to "28h"	19h	19h	S
39B8h	[7:0]	_	Set to "30h"	1Eh	1Eh	S
39BAh	[7:0]	_	Set to "30h"	1Eh	1Eh	S
39BCh	[7:0]	_	Set to "30h"	19h	19h	S
39BEh	[7:0]	_	Set to "30h"	19h	19h	S
39C0h	[7:0]	_	Set to "30h"	19h	19h	S
39C2h	[7:0]		Set to "2Eh"	19h	19h	S
39C4h	[7:0]	_	Set to "2Bh"	19h	19h	S
39C6h	[7:0]	_	Set to "25h"	19h	19h	S

# (10) Registers corresponding to address = $3A^{**}h$ .

Addraga	hit	Register	Description	Defaul after	Reflection	
Address	bit	name	Description	Ву	Ву	timing
				register	address	
3A42h	[7:0]	_	Set to "D1h"	11h	11h	S
3A4Ch	[7:0]	_	Set to "77h"	37h	37h	S
3AE0h	[7:0]	_	Set to "02h"	00h	00h	S
3AECh	[7:0]	_	Set to "0Ch"	00h	00h	S

# (11) Registers corresponding to address = $3B^{**}h$ .

		Register			t value reset	Reflection
Address	bit	name	Description	By register	By address	timing
3B00h	[7:0]	_	Set to "2Eh"	28h	28h	S
3B06h	[7:0]	_	Set to "29h"	23h	23h	S
3B98h	[7:0]	_	Set to "25h"	19h	19h	S
3B99h	[7:0]	_	Set to "21h"	19h	19h	S
3B9Bh	[7:0]	_	Set to "13h"	19h	19h	S
3B9Ch	[7:0]	_	Set to "13h"	19h	19h	S
3B9Dh	[7:0]	_	Set to "13h"	19h	19h	S
3B9Eh	[7:0]	_	Set to "13h"	16h	16h	S
3BA1h	[7:0]	_	Set to "00h"	04h	04h	S
3BA2h	[7:0]	1	Set to "06h"	09h	09h	S
3BA3h	[7:0]	1	Set to "0Bh"	09h	09h	S
3BA4h	[7:0]		Set to "10h"	0Dh	0Dh	S
3BA5h	[7:0]		Set to "14h"	0Dh	0Dh	S
3BA6h	[7:0]		Set to "18h"	0Dh	0Dh	S
3BA7h	[7:0]		Set to "1Ah"	0Dh	0Dh	S
3BA8h	[7:0]		Set to "1Ah"	0Dh	0Dh	S
3BA9h	[7:0]		Set to "1Ah"	0Dh	0Dh	S
3BACh	[7:0]	-	Set to "EDh"	00h	00h	S
3BADh	[7:0]	-	Set to "01h"	00h	00h	S
3BAEh	[7:0]	_	Set to "F6h"	22h	22h	S
3BAFh	[7:0]	_	Set to "02h"	00h	00h	S
3BB0h	[7:0]	_	Set to "A2h"	84h	84h	S
3BB1h	[7:0]	_	Set to "03h"	00h	00h	S
3BB2h	[7:0]	_	Set to "E0h"	A2h	A2h	S
3BB3h	[7:0]	_	Set to "03h"	00h	00h	S
3BB4h	[7:0]	_	Set to "E0h"	11h	11h	S
3BB5h	[7:0]	1	Set to "03h"	01h	01h	S
3BB6h	[7:0]	1	Set to "E0h"	ECh	ECh	S
3BB7h	[7:0]	1	Set to "03h"	01h	01h	S
3BB8h	[7:0]	1	Set to "E0h"	7Ah	7Ah	S
3BBAh	[7:0]		Set to "E0h"	D1h	D1h	S
3BBCh	[7:0]		Set to "DAh"	ECh	ECh	S
3BBEh	[7:0]		Set to "88h"	F5h	F5h	S
3BC0h	[7:0]		Set to "44h"	43h	43h	S
3BC2h	[7:0]		Set to "7Bh"	7Ah	7Ah	S
3BC4h	[7:0]	-	Set to "A2h"	A1h	A1h	S
3BC8h	[7:0]	_	Set to "BDh"	D1h	D1h	S
3BCAh	[7:0]	_	Set to "BDh"	DBh	DBh	S

# (12) Registers corresponding to address = 40\*\*h.

Address hit		Register		Defau	lt value	Reflection
Address	s bit name Description		By register	By address	timing	
	0 1 2	LANEMODE [2:0]	Output interface selection 1: CSI-2 2lane 3: CSI-2 4lane	3h		S
	01h 3 —		Fixed to "0h"	0h	1	_
4001h			Fixed to "0h"	0h	03h	_
	5	_	Fixed to "0h"	0h	1	_
	6	_	Fixed to "0h"	0h	1	_
	7	_	Fixed to "0h"	0h	1	_
4004h	[7:0]	TXCLKESC_FREQ	The value is set according to INCK.		90h	_
4005h	[7:0]	 [15:0]	See "INCK Setting".	1290h	12h	S
	0	INCKSEL6	The value is set according to INCK. See "INCK Setting".	1h		S
	1	_	Fixed to "0h"	0h		_
	2	_	Fixed to "0h"	0h		_
400Ch	3	_	Fixed to "0h"	0h	01h	_
	4	_	Fixed to "0h"	0h		_
	5		Fixed to "0h"	0h		
	6	_	Fixed to "0h"	0h		_
	7	_	Fixed to "0h"	0h		_
4018h	[7:0]	TCLKPOST	Global timing setting	00B7h	B7h	S
4019h	[7:0]	[15:0]	Global tirring setting	000711	00h	3
401Ah	[7:0]	TCLKPREPARE	Global timing setting	0067h	67h	S
401Bh	[7:0]	[15:0]	Global tilling setting	000711	00h	O .
401Ch	[7:0]	TCLKTRAIL	Global timing setting	006Fh	6Fh	S
401Dh	[7:0]	[15:0]	Global tilling Setting	000111	00h	O .
401Eh	[7:0]	TCLKZERO	Global timing setting	01DFh	DFh	S
401Fh	[7:0]	[15:0]	Global tilling setting	010111	01h	O .
4020h	[7:0]	THSPREPARE	Global timing setting	006Fh	6Fh	s
4021h	[7:0]	[15:0]	Global tilling Setting	000111	00h	O .
4022h	[7:0]	THSZERO	Global timing setting	00CFh	CFh	s
4023h	[7:0]	[15:0]	Clobal tilling setting	000111	00h	Ü
4024h	[7:0]	THSTRAIL	Global timing setting	006Fh	6Fh	S
4025h	[7:0]	[15:0]	Global tilling Setting	000111	00h	O .
4026h	[7:0]	THSEXIT	Global timing setting	00B7h	B7h	S
4027h	[7:0]	[15:0]	Sissai uning setting	000711	00h	
4028h	[7:0]	TLPX	Global timing setting	005Fh	5Fh	S
4029h	[7:0]	[15:0]	c.czai minig counig	550111	00h	
	1	INCKSEL7 [2:0]	The value is set according to INCK. See "INCK Setting".	0h		S
	2			OI-	-	
4074h	3		Fixed to "0h"	0h	00h	_
	4		Fixed to "0h"	0h	-	_
	5		Fixed to "0h"	0h	-	
	6	<u> </u>	Fixed to "0h"	0h	-	
	7	_	Fixed to "0h"	0h		

## **Readout Drive mode**

## **Operating mode**

The table below shows the operating modes available with this sensor.

These frame rates indicate the maximum rates for each mode. For typical frame rates, see "List of Setting Register" in the section of "Image Data Output Format".

		D-44-	AD	Output	Frame	Recordin	ng Pixels	INIOIA	All or and and	4) /
Mode	Lane	Data rate [Mbps/Lane]	conversion	bit width	rate	Н	V	INCK	1H period	1V period
		[Mbps/Lane]	[bit]	[bit]	[frame/s]	[pixels]	[lines]	[MHz]	[Clock]	[XHS]
		1440	10	10	31.6			24, 72	1016 (*2)	
		904	10	10	19.8			27, 37.125,	1668 (*1)	
	2	891	12	12	16.6			74.25	1990 <sup>(*1)</sup>	
	2	720	10	10	16.2			24, 72	1985 <sup>(*2)</sup>	
		594	10	10	13.4			27, 37.125,	2475 (*1)	
		594	12	12	11.2			74.25	2958 (*1)	
		4405	10	10	61.6			27, 37.125,	538 <sup>(*1)</sup>	
All missal		1485	12	12	52.2	3840	0400	74.25	635 <sup>(*1)</sup>	
All-pixel	1110	1110	10	10	60.4	3040	2160	24.72	532 (*2)	
		1440	12	12	51.1			24, 72	629 (*2)	
	4	891	10	10	38.5			27, 37.125,	861 (*1)	
	4	091	12	12	32.4			74.25	1022 (*1)	
		720	10	10	31.6			24 72	1017 (*2)	2238
		720	12	12	26.5			24, 72	1210 (*2)	2230
		594	10	10	26.2			27, 37.125,	1265 <sup>(*1)</sup>	]
		594	12	12	22.0			74.25	1506 <sup>(*1)</sup>	
		891	10	12	32.2			27, 37.125,	1030 (*1)	
	2	091	10	12	32.2			74.25	1030 (7	
	2	594	10	12	21.8			27, 37.125,	1518 <sup>(*1)</sup>	
Horizontal/		394	10	12	21.0			74.25		
Vertical		1440	10	12	88.1	1920	1080	24, 72	365 (*2)	
2/2-line	line	891	10	12	61.2	1320	1000	27, 37.125,	542 <sup>(*1)</sup>	
binning	4	001	10		01.2			74.25	072	
	7	720	10	12	50.7			24, 72	634 (*2)	
		594	10	12	42.2			27, 37.125, 74.25	786 <sup>(*1)</sup>	

<sup>(\*1)</sup> Clock frequency = 74.25 [MHz]

<sup>(\*2)</sup> Clock frequency = 72 [MHz]

## Image Data Output Format (CSI-2 output)


## **Frame Format**

Each line of each image frame is output like the General Frame Format of CSI-2. Types of data in each line are shown below.

**DATA Type** 

Header [5:0]	Name	Setting register (I <sup>2</sup> C)	Description
00h	Frame Start Code	N/A	FS
01h	Frame End Code	N/A	FE
12h	Embedded Data	N/A	Embedded data
2Bh	RAW10	Address: 3032h	0A0Ah
2Ch	RAW12	MDBIT [0]	0C0Ch
37h	OB Data	N/A	Vertical OB line data

### **Frame Structure**




Frame Structure of CSI-2 output

SONY

### **Embedded Data Line**

The Embedded data line is output in a line following the sync code FS.



The detailed output is shown below.

Pixel (8bit)	bit	I <sup>2</sup> C address [HEX]	Data Byte Description	Description
1	[7:0]			ignored
2	[3:0]	301C[3:0]	WINMODE	
	[3:0]	=	_	ignored
3	[4]	3030[0]	HREVERSE	
3	[6:5]	3022[1:0]	ADDMODE	
	[7]	_	_	ignored
4 to 8	[7:0]	_	_	ignored
	[4:0]	_	_	ignored
9	[5]	3030[1]	VREVERSE	
	[7:6]	_	_	ignored
10	[7:0]	_	_	ignored
11	[5:0]	_	_	ignored
11	[7:6]	3031[1:0]	ADBIT	
12	[7:0]	_	_	ignored
	[2:0]	4001[2:0]	LANEMODE	
13	[3]	3032[0]	MDBIT	
	[7:4]	3033[3:0]	SYS_MODE	
14 to 23	[7:0]	_	_	ignored
24	[7:0]	3050[7:0]		
25	[7:0]	3051[7:0]	SHR0	
26	[3:0]	3052[3:0]		
20	[7:4]	_	_	ignored
27 to 53	[7:0]		_	ignored
54	[7:0]	30E2[7:0]	BLKLEVEL	
55	[1:0]	30E3[1:0]	DLNLEVEL	
55	[7:2]	_	_	ignored
56 to 216	[7:0]	_	_	ignored

Output data is Data[7:0] = 00h from 217 to 224 pixel. Output data is Data[7:0] = 07h from 225 to end pixel.

**SONY** IMX515-AAQN-C

## **Image Data Output Format**

The table below shows the register setting examples of typical frame rates.

For frame rates other than the typical frame rates, the frame rate can be calculated using the following formula.

Frame rate [frame / s] = 1 / ( $V_{TTL} \times (1H period)$ )

 $V_{\text{TTL}}$  : Length of one frame in line units or VMAX

"1V period" or more in the table of "Operating mode"


1H period (set in units [s]): "1H period" or more in the table of "Operating mode"

# All-pixel mode


# List of Setting Register

					CSI-2 ser	rial / 2lane		Remarks			
٠	F:t	Register	Initial	10	15	15.74	30.01	[frame/s]			
Address	bit	Name	Value	594	891	720	1440	[Mbps/lane]			
				44.5	29.7	28.3	1440	1H period [µs]			
3008h	[7:01			44.0	29.1	۷٥.3	14.9	πι μεπου [μδ]			
	[7:0]	BCWAIT_TIME	0FFh								
3009h	[1:0]				See "INC	K Setting".					
300Ah	[7:0]	CPWAIT_TIME	0B6h								
300Bh	[1:0]										
301Ch		WINMODE	0h			)h		All-pixel mode			
3022h		ADDMODE	0h		C	)h		All-pixel mode			
3024h	[7:0]										
3025h		VMAX	8CAh		8C	Ah					
3026h	[3:0]				ı	ı	1				
3028h	[7:0]	HMAX	226h	CE4h	898h	7F0h	42Ah				
3029h	[7:0]	T IIVI O	22011	OE-III	00011	71 011	72/11				
3030h	[0]	HREVERSE	0h		0h c	or 1h		0: Nor. , 1: Inv.			
303011	[1]	VREVERSE	0h		0h c	or 1h		0: Nor. , 1: Inv.			
3031h	[1:0]	ADBIT	1h	1h / 0h	1h / 0h	0h	0h	0: 10-bit, 1: 12-bit			
3032h	[0]	MDBIT	1h	1h / 0h	1h / 0h	0h	0h	0: 10-bit, 1: 12-bit			
3033h	[3:0]	SYS_MODE	4h	7h	5h	9h	8h				
3115h	[7:0]	INCKSEL1	00h								
3116h	[7:0]	INCKSEL2	28h								
3118h	[7:0]										
3119h	[2:0]	INCKSEL3	0C0h		See "INC	K Settina"					
311Ah	[7:0]				See "INCK Setting".						
311Bh	[2:0]	INCKSEL4	0E0h								
311Eh		INCKSEL5	28h								
3200h	[1.0]	INCROLLS	2011								
to	[7:0]				See "Pen	ister Map".					
3BFFh	[1.0]				See Neg	ister iviap .					
4001h	[0.0]	LANEMODE	3h			h		2lane			
400111 4004h		TXCLCKES_F	311			11		Zidile			
		REQ	1290h		Coo "INC	V Cattina"					
4005h			46		See INC	K Setting".					
400Ch		INCKSEL6	1h		I	I	1				
4018h	[7:0]	TCLKPOST	00B7h	0067h	007Fh	006Fh	009Fh	Global timing			
4019h	[7:0]		ļ				1	+			
401Ah	-	TCLKPREPAR	0067h	0027h	0037h	002Fh	0057h	Global timing			
401Bh	[7:0]	E						ļ			
401Ch	[7:0]	TCLKTRAIL	006Fh	0027h	0037h	002Fh	0057h	Global timing			
401Dh	[7:0]				,	,					
401Eh	[7:0]	TCLKZERO	01DFh	00B7h	00F7h	00BFh	0187h	Global timing			
401Fh	[7:0]	. 52. (22.10)	J. J. 11	555711	00.711	000111	0.0711	Clobal alling			
4020h	[7:0]	THSPREPARE	006Fh	002Fh	003Fh	002Fh	005Fh	Global timing			
4021h	[7:0]	THO INCIPANE	000111	00Z1 II	000111	002111	000111	Slobar tilling			
4022h	[7:0]	THSZERO	00CFh	004Eh	00655	0057h	00476	Global timing			
4023h	[7:0]	THOZERO	UUCFII	004111	004Fh 006Fh 0057h 00A7h						
4024h	[7:0]	TUCTDAII	0005	00054	00254	00054	00555	Clobal tire:			
4025h	[7:0]	THSTRAIL	006Fh	002Fh 003Fh 002Fh 005Fh Global timing							
4026h	[7:0]	TUCEVIT	0007	0047h 005Eh 004Eh 0007h Clahal timing							
4027h	[7:0]	THSEXIT	00B7h	0047h 005Fh 004Fh 0097h Global timing							
4028h	[7:0]	<b>T.</b> D. (	00								
4029h	[7:0]	TLPX	005Fh	0027h	0027h 002Fh 0027h 004Fh Global timing						
4074h		INCKSEL7	0h		See "INC	K Setting".	1				
107 711	ر ــ.∨]		Ü11		300 1110			1			

					CS		Remarks					
Address	bit	Register	Initial	20 / 25	25 / 30.01	30	30 / 60	30.01 / 60.03	[frame/s]			
Address	DIL	Name	Value	594	720	891	1485	1440	[Mbps/lane]			
				22.3 / 17.8	17.8 / 14.9	14.9	10.2 / 7.5	14.9 / 7.5	1H period [µs]			
3008h	[7:0]				2.07 17.0 17.07 14.0 14.0 10.27 7.0							
3009h	[1:0]	BCWAIT_TIME	0FFh									
300Ah	[7:0]				See	e "INCK Setti	ng".					
300Bh	[1:0]	CPWAIT_TIME	0B6h									
301Ch		WINMODE	0h			0h			All-pixel mode			
3022h		ADDMODE	0h			0h			All-pixel mode			
3024h	[7:0]					***			, <b>p</b>			
3025h		VMAX	8CAh		8CAh		CE4h / 8CAh	8CAh				
3026h	[3:0]		00/		00/			00/				
3028h	[7:0]											
3029h	[7:0]	HMAX	226h	672h / 528h	500h / 42Ah	44Ch	2EEh / 226h	42Ah / 215h				
3030h		HREVERSE	0h			0h or 1h			0: Nor. , 1: Inv.			
303011	[1]	VREVERSE	0h			0h or 1h			0: Nor. , 1: Inv.			
3031h	[1:0]	ADBIT	1h			1h / 0h			0: 10-bit, 1: 12-bit			
3032h	[0]	MDBIT	1h			1h / 0h			0: 10-bit, 1: 12-bit			
3033h	[3:0]	SYS_MODE	4h	7h	9h	5h	8h	8h				
3115h	[7:0]	INCKSEL1	00h									
3116h	[7:0]	INCKSEL2	28h									
3118h	[7:0]	INICIACELO	0.001-									
3119h	[2:0]	INCKSEL3	0C0h		See "INCK Setting".							
311Ah	[7:0]	INIOKOEL 4	0501									
311Bh	[2:0]	INCKSEL4	0E0h									
311Eh	[7:0]	INCKSEL5	28h									
3200h												
to	[7:0]				See	e "Register M	ap".					
3BFFh												
4001h	[2:0]	LANEMODE	3h			3h			4lane			
4004h	[7:0]	TXCLCKES_F	1290h									
4005h	[7:0]	REQ	129011		See	e "INCK Setti	ng".					
400Ch	[0]	INCKSEL6	1h									
4018h	[7:0]	TCLKPOST	00B7h	0067h	006Fh	007Fh	00A7h	009Fh	Global timing			
4019h	[7:0]		ווינטטי	000711	000111	00/111	UUAIII	003111	Global timing			
401Ah		TCLKPREPAR	0067h	0027h	002Fh	0037h	0057h	0057h	Global timing			
401Bh	[7:0]	E	000711	50Z/11	00£111	500711	000711	500711	Clobal tilling			
401Ch	[7:0]	TCLKTRAIL	006Fh	0027h	002Fh	0037h	005Fh	0057h	Global timing			
401Dh	[7:0]	JENTIVAL	000111	002711	002111	000711	000111	000711	Ciobai tilling			
401Eh	[7:0]	TCLKZERO	01DFh	00B7h	00BFh	00F7h	0197h	0187h	Global timing			
401Fh	[7:0]	JUINZEINO	וווטוט	ווזמטט	וו ועטט	001 /11	013/11	010711	Ciobai tilling			
4020h	[7:0]	THSPREPARE	006Fh	002Fh	002Fh	003Fh	005Fh	005Fh	Global timing			
4021h	[7:0]	THO INCI AINE	000111	002111	002111	000111	000111	000111	Ciobai tilling			
4022h	[7:0]	THSZERO	00CFh	004Fh	0057h	006Fh	00AFh	00A7h	Global timing			
4023h	[7:0]	022.100	300111	00- <del>1</del> 1 11	000711	000111	00/4111	00/4/11	C.Sbar tiriling			
4024h	[7:0]	THSTRAIL	006Fh	002Fh	002Fh	003Fh	005Fh	005Fh	Global timing			
4025h	[7:0]		000111	3021 II	002Fh 002Fh 003Fh 005Fh 005Fh							
4026h	[7:0]	THSEXIT	00B7h	0047h	004Fh	005Fh	009Fh	0097h	Global timing			
4027h	[7:0]		000/11									
4028h	[7:0]	TLPX	005Fh	0027h	0027h 0027h 002Fh 004Fh 004Fh Global							
4029h	[7:0]	INCKCE! 7	01-			- "INOK O-!!"			-			
4074h	[2:0]	INCKSEL7	0h		See	e "INCK Setti	ng".					



Pixel Array Image Drawing in All-pixel mode



Drive Timing Chart for All-pixel mode




# Horizontal/Vertical 2/2-line binning mode


List of Setting Register

				CSI-2 ser	ial / 2lane		CSI-2 ser	ial / 4lane		Remarks
Address	bit	Register	Initial	10	15	20	25	30	30.01	[frame/s]
7 1441 000	Dit	Name	Value	594	891	594	720	891	1440	[Mbps/lane]
				44.5	29.7	22.3	17.8	14.9	14.9	1H period [µs]
3008h	[7:0]	D 01444 IT THE	0.55			•	•		•	
3009h	[1:0]	BCWAIT_TIME	0FFh							
300Ah	[7:0]					See "INCI	K Setting".			
300Bh	[1:0]	CPWAIT_TIME	0B6h							
301Ch		WINMODE	0h			0	h			All-pixel mode
3020h	[0]	HADD	0h			1	h			Horizontal 2 binning
3021h	[0]	VADD	0h			1	h			Vertical 2 binning
3022h	[1:0]	ADDMODE	0h			1	h			H/V 2/2-line binning
3024h	[7:0]									
3025h	[7:0]	VMAX	8CAh			8C	Ah			
3026h	[3:0]									
3028h	[7:0]									
3029h	[7:0]	HMAX	226h	CE4h	898h	672h	500h	44Ch	42Ah	
		HREVERSE	0h			0h c	r 1h			0: Nor. , 1: Inv.
3030h	[1]	VREVERSE	0h			0h c	r 1h			0: Nor. , 1: Inv.
3031h	[1:0]	ADBIT	1h			0	h			10-bit
3032h	[0]	MDBIT	1h			1	h			12-bit
3033h	[3:0]	SYS_MODE	4h	7h	5h	7h	9h	5h	8h	
30D9h	[4:0]	DIG_CLP_VST ART	06h		02h					
30DAh	[1:0]	DIG_CLP_VNU M	2h		1h					
3115h	[7:0]	INCKSEL1	00h							
3116h	[7:0]	INCKSEL2	28h							
3118h	[7:0]	111011051.0	0.001							
3119h	[2:0]	INCKSEL3	0C0h			See "INCI	K Setting".			
311Ah	[7:0]	INICIACEL A	0501							
311Bh	[2:0]	INCKSEL4	0E0h							
311Eh	[7:0]	INCKSEL5	28h							
3200h										
to	[7:0]				See	"Register M	lap".			
3BFFh										
4001h	[2:0]	LANEMODE	3h	1	h		3	h		2lane
4004h	[7:0]	TXCLCKES_F	12006							
4005h	[7:0]	REQ	1290h			See "INCI	K Setting".			
400Ch	[0]	INCKSEL6	1h							
4018h	[7:0]	TCLKPOST	00B7h	0067h	007Eb	00675	006Eb	007Eb	009Fh	Global timing
4019h	[7:0]	IOLKFUSI	000/11	000711	007Fh	0067h	006Fh	007Fh	009F11	Giobai tiifiifig
401Ah	[7:0]	TCLKPREPAR	0067h	00275	00275	00075	00055	00275	00575	Clobal timin =
401Bh	[7:0]	E	000711	0027h	0037h	0027h	002Fh	0037h	0057h	Global timing
401Ch	[7:0]	TOLKTOAU	00654	00075	00075	00075	00055	00075	00575	Clobal timeira
401Dh	[7:0]	TCLKTRAIL	006Fh	0027h	0037h	0027h	002Fh	0037h	0057h	Global timing
401Eh	[7:0]	TOLKZEDO	01054	00075	00071 00071 00071 00071					
401Fh	[7:0]	TCLKZERO	01DFh	00B7h 00F7h 00B7h 00BFh 00F7h 0187h						Global timing
4020h	[7:0]	TUCODEDAGE	0005	0005	0005	00051-	00051-	0005	00555	Clabal time in a
4021h	[7:0]	THSPREPARE	006Fh	002Fh	003Fh	002Fh	002Fh	003Fh	005Fh	Global timing
4022h	[7:0]	TUCZEDO	00054	00455	00055	00455	00575	00654	00475	Clobal timeira
4023h	[7:0]	THSZERO	00CFh	004Fh	006Fh	004Fh	0057h	006Fh	00A7h	Global timing

		Register Initial		CSI-2 serial / 2lane		CSI-2 serial / 4lane				Remarks
Address	bit	Name	Value	10	15	20	25	30	30.01	[frame/s]
				594	891	594	720	891	1440	[Mbps/lane]
4024h	[7:0]	THETDAIL	00054	00056	00054	00054	00054	00054	00554	Clabal timina
4025h	[7:0]	THSTRAIL	006Fh	002Fh	003Fh	002Fh	002Fh	003Fh	005Fh	Global timing
4026h	[7:0]	THSEXIT	00B7h	0047h	005Fh	00.47h	004Fh	005Fh	0097h	Clobal timina
4027h	[7:0]	IUSEVII	006711	004711	005F11	0047h	004FII	005F11	009711	Global timing
4028h	[7:0]	TLPX	005Fh	0027h	002Fh	0027h	0027h	002Fh	004Fh	Clobal timing
4029h	[7:0]	ILFA	UUSFII	002/11	UUZFII	002/11	002711	UUZFII	004FII	Global timing
4074h	[2:0]	INCKSEL7	0h		See "INCK Setting".					



Pixel Array Image Drawing in Horizontal/Vertical 2/2-line binning mode



Drive Timing Chart for Horizontal/Vertical 2/2-line binning mode

Pixels that are binned in the inverted operation are pixels that are shifted by one pixel among the same color as compared to pixels that are binned in the normal operation. For example, for consecutive red pixels R1, R2, and R3, R1 and R2 are binned in the normal operation, while R2 and R3 are binned in the inverted operation.



### **Window Cropping Mode**

In Window Cropping Mode, sensor signals are cropped and read out at an arbitrary position and width. This mode supports Horizontal / Vertical, normal / inverted readout mode for each of All-pixel mode, Horizontal/Vertical 2/2-line binning mode, Multiple exposure HDR and Digital overlap HDR.

The cropping area is designated by the cropping start position and width. The start position of the effective pixels including the dummy becomes the origin (0, 0) for specifying the cropping start position. The cropping start position is specified by the offset from the origin.

For the horizontal period after cropping, use the same value as the horizontal period for the drive mode before cropping. Pixels cropped by horizontal cropping are output left aligned. This extends the horizontal blanking period. Use the cropping position and width fixed. (An invalid frame is output when the cropping position or width is changed.)

Window cropping image is shown in the figure below.

When the setting values of cropping start position and width are the same, the same physical pixel area as All-pixel mode is cropped in Horizontal/Vertical 2/2-line binning mode, Multiple exposure HDR and Digital overlap HDR.

In the inverted mode, the readout operates so that it becomes the same "Recording pixel with Effective margin for color processing (green rectangle in the figure)" area as in the normal mode.




Image Drawing of Window Cropping Mode in Horizontal / Vertical, normal / inverted direction

Supplement) In the inverted mode of the Window cropping mode, the first readout pixel color is "G".

#### List of Setting Register

Register	Register of	Register details Initial		Setting value	Remarks
Register	Address	bit	value	Setting value	Remarks
WINMODE	301Ch	[3:0]	0h	4h: Window cropping mode	
DIV LICT	3040h	[7:0]	00006	Effective pixel Start position	Cot a multiple of 2
PIX_HST	3041h	[4:0]	0000h	(Horizontal direction)	Set a multiple of 2.
PIX HWIDTH	3042h	[7:0]	0F18h	Effective pixel Cropping width	Set a multiple of 24
FIX_HWIDTH	3043h	[4:0]	UFTOIL	(Horizontal direction)	Set a multiple of 24.
	3044h	[7:0]		Effective pixel Start position	
PIX_VST			0000h	(Vertical direction)	Set a multiple of 4.
	3045h	[4:0]		Designated in V units (Line×2)	
	3046h	[7:0]		Effective pixel Cropping width	
PIX VWIDTH		[]	1120h	(Vertical direction)	Set a multiple of 4.
_	3047h	[4:0]		Designated in V units (Line×2)	-

#### Restrictions on Window cropping mode

The register settings must satisfy the following conditions.

**◆ WINMODE** 

Set WINMODE to 4h.

◆ PIX\_VST, PIX\_VWIDTH

Set PIX\_VST and PIX\_VWIDTH to multiples of 4.

$$PIX_VST = n_1 \times 4$$
  
 $PIX_VWIDTH = n_2 \times 4$ 

Since the values of PIX\_VST and PIX\_VWIDTH are in units of internal V addresses, set PIX\_VST and PIX\_VWIDTH to twice the desired cropping start position and cropping width.

The range specified by PIX\_VST and PIX\_VWIDTH must include an extra 13 effective pixels in the front and 3 effective pixels in the rear in addition to the "Recording pixels with Effective margin for color processing" that you want to crop.

◆ PIX\_HST, PIX\_HWIDTH

Set PIX\_HST to a multiple of 2. Set PIX HWIDTH to a multiple of 24.

$$PIX_HST = n_3 \times 2$$
  
 $PIX_HWIDTH = n_4 \times 24$ 

Where  $n_1$  to  $n_4$  are integers greater than or equal to 0.

◆ V<sub>TTL</sub>

 $V_{TTL}$  (length of one frame in line units or VMAX)  $\geq$  (PIX\_VWIDTH / 2) + 46

Set V<sub>TTL</sub> to 1222 or higher.

V<sub>TTL</sub> ≥ 1222

◆ Frame rate on Window cropping mode

Frame rate [frame/s] =  $1 / (V_{TTL} \times (1H \text{ period}))$ 

1H period (set in units [s]): Set "1H period" or more of the mode before cropping in the "Operating mode" table.

## **Description of Various Functions**

#### **Standby Mode**


This sensor stops its operation and goes into standby mode which reduces power consumption by writing "1" to the standby control register STANDBY. Standby mode is also established after power-on or other system reset operation.

List of Standby Mode Setting

Register	Register of	details	Initial	Setting value Remarks	
Register	Address	bit	value	Setting value	Remarks
STANDBY	3000h	[0]	1h	1h: Standby 0h: Operating	Register communication is possible even during standby.

The values of serial communication registers are retained even in standby mode, and the register values can be overwritten by serial communication. Therefore, standby mode can be canceled by setting the STANDBY register to "0". After standby mode is canceled, it takes 24 ms for the internal regulator stabilization. After that, the frame output starts. Normal frames are output from the 9th frame.

For a detailed sequence of setting and canceling standby mode, see section "Sensor Setting Flow".



Sequence from Standby Cancel to Stable Image Output

#### Slave Mode and Master Mode

The sensor can be switched between slave mode and master mode. The switching is made by the XMASTER register. Establish the XMASTER status before canceling standby mode. (Do not switch this register status during operation.)

When the sensor is in slave mode, input the vertical sync signal to the XVS pin and the horizontal sync signal to the XHS pin. The vertical sync signal interval should be equal to the number of lines per frame, and the horizontal sync signal interval should be 1H period determined for each operating mode. See the section of "Readout Drive mode" for the number of lines per frame and 1H period.

After setting the master mode, set the register XMSTA to 0h to start the operation. In the master mode, the interval of the vertical sync signal to be generated is set in the VMAX [19:0] register in line units, and the interval of the horizontal sync signal is set in the HMAX [15:0] register in clock units. See the section of "Readout Drive mode" for details on setting each operating mode.


### List of Slave and Master Mode Setting


Dogistor	Register d	etails	Initial	Setting value Remarks	
Register	Address	bit	value	Setting value	Remarks
XMASTER	3003h	[0]	0h	0h: Master mode 1h: Slave mode	

### List of Register in Master Mode

Register	Register d		Initial	Setting value	Remarks	
. 109.010.	Address	bit	value	Johnning Farage		
XMSTA	3002h	[0]	1h	1h: Master operation ready 0h: Master operation start	The master operation starts by setting 0.	
	3024h	[7:0]		See the item of each drive	Number of lines per frame	
VMAX [19:0]	3025h	[7:0]	008CAh	mode.	Number of lines per frame	
	3026h	[3:0]		mode.	designated.	
UNA V [15:0]	3028h	[7:0]	0226h	See the item of each drive	Number of clocks per line	
HMAX [15:0]	3029h	[7:0]	022611	mode.	designated.	
XVSOUTSEL [1:0]	30C0h	[1:0]	2h	0h: Fixed to Low 2h: VSYNC output		
XHSOUTSEL [1:0]	300011	[3:2]	2h	0h: Fixed to Low 2h: HSYNC output		
XVS_DRV [1:0]	20046	[1:0]	3h	0h: XVS output (Master mode) 3h: Hi-z (Slave mode)		
XHS_DRV [1:0]	30C1h	[3:2]	3h	0h: XHS output (Master mode) 3h: Hi-z (Slave mode)		
XVSLNG [1:0]	30CCh	[5:4]	0h	0h: 1H, 1h: 2H, 2h: 4H, 3h: 8H	XVS low level pulse width designated.	
XHSLNG [1:0]	30CDh	[5:4]	0h	0h: 16clock, 1h: 32clock 2h: 64clock, 3h: 128clock See the next.	XHS low level pulse width designated.	

SONY





XVS and XHS output waveforms in sensor master mode

XVS and XHS are output when the register XMSTA is set to 0. If XMSTA is set to 0 during standby, XVS and XHS are output just after canceling standby. The XVS and XHS are output asynchronous with other input or output signals. In addition, the output signals are output with an undefined latency time (system delay) relative to the XHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.


### **Gain Adjustment Function**

The Programmable Gain Control (PGC) of this sensor consists of an analog part and a digital part. By setting the register GAIN\_PGC\_0 [8:0], it is possible to set a maximum of 72 dB in total of analog gain and digital gain. The setting is common to all colors.

Set the register to a value that is 10/3 times the desired gain value. (0.3 dB step)

#### Example)


When set to 6 dB:  $6 \times 10/3 = 20d$ ; GAIN\_PGC\_0 = 14h When set to 12.6 dB:  $12.6 \times 10/3 = 42d$ ; GAIN\_PGC\_0 = 2Ah



### List of PGC Register

Pagistar	Register details		Initial value	Setting value	Remarks
Register	Address	bit	iriiliai value	Setting range	Remarks
GAIN_PGC_0	3090h	[7:0]	0006	00h-F0h	Setting value: Gain [dB] × 10/3
[8:0]	3091h	[0]	000h	(0d-240d)	(0.3 dB step)

As shown below, the gain setting is reflected in the frame that is delayed by one frame from the communication.



**Gain Reflection Timing** 

SONY

IMX515-AAQN-C

## **Black Level Adjustment Function**

The black level offset (offset variable range: 000h to 3FFh) can be added to the data for which the digital gain modulation has been performed by the BLKLEVEL [9:0] register.

Note that the offset unit changes according to the output bit setting.

When the output data length is 10-bit output, increasing the register setting value by 1h increases the black level by 1 LSB. When the output data length is 12-bit output, increasing the register setting value by 1h increases the black level by 4 LSB.

### \* Recommended setting

10-bit output: 032h (50d in LSB units) 12-bit output: 032h (200d in LSB units)

### List of Black Level Adjustment Register

Dogistor	Register details		Initial value	Cotting value	
Register	Address	bit	iniliai value	Setting value	
BLKLEVEL	30E2h	[7:0]	0226	000h to 3FFh	
[9:0]	30E3h	[1:0]	032h		

SONY IMX515-AAQN-C


### **Normal Operation and Inverted Operation**


The sensor readout direction (normal / inverted) in vertical direction can be switched by VREVERSE register and in horizontal direction can be switched by HREVERSE register. See the section of "Image Data Output Format" for the order of readout lines in normal and inverted modes, and for other register settings.

If the vertical readout direction is switched during streaming, one invalid frame occurs, while regarding the horizontal readout direction switching, no invalid frame occurs.


## List of Drive Direction Setting Register


Dogistor	Register	details	Initial value	Cotting value	
Register	Register Address		IIIIliai vaiue	Setting value	
HREVERSE	3030h	[0]	0h	0h: Normal 1h: Inverted	
VREVERSE		[1]	0h	0h: Normal 1h: Inverted	





Normal and Inverted Drive Outline in Vertical Direction (TOP VIEW)





Normal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)

#### **Shutter and Integration Time Settings**

This sensor has a variable electronic shutter function that can control the integration time in line units. In addition, this sensor performs rolling shutter operation in which electronic shutter and readout operation are performed sequentially for each line.

Note) The frame that reflects the change in the integration time is output with a delay of one frame from the change.

#### **Example of Integration Time Setting**

The sensor's integration time is obtained by the following formula.

#### Integration time = 1 frame period - SHR0 × (1H period) + Toffset

Where Toffset is 1.79 [µs] in AD 10bit mode and 2.68 [µs] in AD 12bit mode.

- \*1 The frame period is determined by the input XVS when the sensor is operating in slave mode and by the register VMAX when the sensor is in master mode. Since the frame period is designated in 1H units, it can be converted into time units using the formula (Number of lines × 1H period).
- \*2 See the section of "Readout Drive mode" for the 1H period.

In this section, the shutter operation and integration time are shown as in the figure below with the time sequence on the horizontal axis and the vertical addresses on the vertical axis. For simplicity, shutter and readout operations are noted in line units.




Image Drawing of Shutter Operation

#### Normal Exposure Operation (Controlling the Integration Time in 1H Units)

The integration time can be controlled by changing the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHR0 [19:0] register. Set SHR0 [19:0] to a value between 8 and (Number of lines per frame - 4). When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), with the input XHS interval being one line unit. When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX [19:0] register.

The number of lines per frame differs according to the operating mode.

#### Registers Used to Set the Integration Time in 1H Units

Register	Register d	etails	Initial value	Setting value	
	Address	bit	ililliai value		
	3050h	[7:0]		Shutter sweep time.	
SHR0 [19:0]	3051h	[7:0]	00066h	8 to (Number of lines per frame - 4).	
	3052h	[3:0]		* Others: Setting prohibited.	
	3024h	[7:0]		Number of lines per frame	
VMAX [19:0]	3025h	[7:0]	008CAh	(only in master mode). See section "Readout Drive mode" for	
	3026h	[3:0]		the setting value of each mode.	




Image Drawing of Integration Time Control within a Frame

#### Long Exposure Operation (Controlled by Expanding the Number of Lines per Frame)

Long exposure operation can be performed by lengthening the frame period.

When the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse interval.

When the sensor is operating in master mode, this is done by setting register VMAX [19:0] to a value greater than in normal operation. When the integration time is extended by increasing the number of lines, the rear V blanking increases by an equivalent amount.

The maximum exposure time in long exposure operation varies depending on the mode, but it is approximately 1 s. If a value that exceeds the number of V lines for each operating mode described in the "Readout Drive mode" section is set, the imaging characteristics are not guaranteed during long exposure operation.




Image Drawing of Long Integration Time Control by Adjusting the Frame Period

## **Example of Integration Time Settings**

The example of register settings for controlling the integration time is shown below.

## **Example of Integration Time Settings**

Onenation	Sensor setti	ng (register)	Into quation time	
Operation	VMAX*	SHR0**	Integration time	
		2246	4H + T <sub>offset</sub>	
		:	:	
All-pixel scan mode	2250	N	(2250 - N) H + T <sub>offset</sub>	
		:	i i	
	1	8	2242H + T <sub>offset</sub>	

Where Toffset is 1.79 [µs] in AD 10bit mode and 2.68 [µs] in AD 12bit mode.

<sup>\*</sup> VMAX is effective only in master mode. In slave mode, XVS input interval is used instead of VMAX.

<sup>\*\*</sup> The range of SHR0 ( $\dot{N}$ ) is "8" to "VMAX ( $\dot{M}$ ) – 4".

SONY

### **CSI-2 Output**

The sensor supports the following output modes and output formats.

CSI-2 serial 2 Lane / 4 Lane, RAW10 / RAW12

The following describes the 2 Lane / 4 Lane serial signal output method of this sensor.

The image data of this sensor is output according to the CSI-2 interface. There is a total of 4 pairs of pins for the CSI-2 data signal output. The name of each pair is as follows. The DMO1P / DMO1N pair is called "Lane1". The DMO2P / DMO2N pair is called "Lane2". The DMO3P / DMO3N pair is called "Lane3". And the DMO4P / DMO4N pair is called "Lane4". In addition, the CSI-2 clock signal is output from the DCKP / DCKN pair. This pair is called "Clock Lane".

In 2 Lane mode, data is output from Lane1 and Lane2. In 4 Lane mode, data is output from Lane1, Lane3, Lane3 and Lane4


The maximum bit rate is 1485 Mbps/Lane in 4 Lane mode and 1440 Mbps/Lane in 2 Lane mode.

RAW10 / RAW12 is selectable by register MDBIT [0]. The number of data lanes used is set by register LANEMODE [2:0].

Unused lanes output according to the MIPI standard.

D. Maria	Register details		Initial	Setting value
Register	Address	bit	value	Setting value
MDBIT	3032h	[0]	1h	0h: RAW10 1h: RAW12
LANEMODE [2:0]	4001h	[2:0]	3h	1h: 2 Lane 3h: 4 Lane


The formats of RAW12 and RAW10 are shown below.




RAW12 / RAW10 Format Example

SONY IMX515-AAQN-C

The output formats of 2 Lane and 4 Lane are shown below.



2 Lane Output Format




4 Lane Output Format

SONY IMX515-AAQN-C

#### **MIPI Transmitter**

The CSI-2 output pins (DMO1P, DMO1N, DMO2P, DMO2N, DMO3P, DMO3N, DMO4P, DMO4N, DCKP, DCKN) are described in this section.




Relationship between Pin Name and MIPI Output Lane

The pixel signals are output by the CSI-2 High-speed serial interface. Refer to the MIPI Standard:

- MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) Version 1.2
- MIPI Alliance Specification for D-PHY Version 1.2

The CSI-2 transfers one bit with a pair of differential signals. The transmitter outputs differential current signal after converting pixel signals to it. Insert external resistance in differential pair in a series or use cells with a built-in resistance on the Receiver side. When inserting an external resistor, place it as close as possible to the Receiver. To avoid malfunction, the spacing between signal lines of a differential pair shall be kept constant, the wiring length difference between signal lines of a differential pair shall be minimum, and usage of meander wiring shall be kept to a minimum. The maximum bit rate of each Lane is 1485 Mbps/Lane.



Universal Lane Module Functions

## Internal A/D Conversion Bit Width Setting

The internal A/D conversion bit width can be set to 10-bit or 12-bit by the register ADBIT [1:0]. Depending on the operating mode, the output is limited to 10-bit only. See the section of "Readout Drive mode" for the bit width supported by each mode.

## List of Bit Width Selection

Dogistor	Register deta	ails	Initial value	Setting value	
Register	Address	bit	Initial value		
ADBIT	3031h	[1:0]	1h	0h: 10-bit 1h: 12-bit	

## **Output Signal Range**

In CSI-2 output mode, the sensor output has either a 10-bit or 12-bit gradation, and the maximum output value is 3FFh for 10-bit output and FFFh for 12-bit output.

The output range for each output gradation is shown in the table below.

## Output Gradation and Output Range (CSI-2 output)

_	Output value			
Output gradation	Min.	Max.		
10-bit	000h	3FFh		
12-bit	000h	FFFh		

SONY

## **INCK Setting**

The available operation mode varies according to INCK frequency. Input 24 MHz, 27 MHz, 37.125 MHz, 72 MHz or 74.25 MHz for INCK frequency. The INCK setting registers and the list of INCK settings are shown in the table below.

In the MIPI Alliance Specification for D-PHY Version 1.2,

when operating above 1500 Mbps, an initial deskew sequence shall be transmitted before High-Speed Data Transmission. When operating at or below 1500 Mbps, the transmission of the initial deskew sequence is optional. When operating at or above 1440 Mbps, this sensor transmits the initial deskew burst.

## **INCK Setting Register**

Data rate: 1485 Mbps/lane

	Register	details	Initial	INCK			
Register	Address	bit	value	27	37.125	74.25	
	Address	DIL	Value	[MHz]	[MHz]	[MHz]	
BCWAIT_TIME	3009-08h	[9:0]	0FFh	05Dh	07Fh	0FFh	
CPWAIT_TIME	300B-0Ah	[9:0]	0B6h	042h	05Bh	0B6h	
SYS_MODE	3033h	[3:0]	4h	8h	8h	8h	
INCKSEL1	3115h	[7:0]	00h	00h	00h	00h	
INCKSEL2	3116h	[7:0]	28h	23h	24h	28h	
INCKSEL3	3119-18h	[10:0]	0C0h	0A5h	0A0	0A0h	
INCKSEL4	311B-1Ah	[10:0]	0E0h	0E7h	0E0h	0E0h	
INCKSEL5	311Eh	[7:0]	28h	23h	24h	28h	
TXCLKESC_FREQ	4005-04h	[15:0]	1290h	06C0h	0948h	1290h	
INCKSEL6	400Ch	[0]	1h	1h	1h	1h	
INCKSEL7	4074h	[2:0]	0h	0h	0h	0h	

Data rate: 1440 Mbps/lane

	Register	details	Initial	INCK	
Register	Address	bit	value	24	72
	7 taa. 000	Address Dit		[MHz]	[MHz]
BCWAIT_TIME	3009-08h	[9:0]	0FFh	054h	0F8h
CPWAIT_TIME	300B-0Ah	[9:0]	0B6h	03Bh	0B0h
SYS_MODE	3033h	[3:0]	4h	8h	8h
INCKSEL1	3115h	[7:0]	00h	00h	00h
INCKSEL2	3116h	[7:0]	28h	23h	28h
INCKSEL3	3119-18h	[10:0]	0C0h	0B4h	0A0h
INCKSEL4	311B-1Ah	[10:0]	0E0h	0FCh	0E0h
INCKSEL5	311Eh	[7:0]	28h	23h	28h
TXCLKESC_FREQ	4005-04h	[15:0]	1290h	0600h	1200h
INCKSEL6	400Ch	[0]	1h	1h	1h
INCKSEL7	4074h	[2:0]	0h	0h	0h

Data rate: 891 Mbps/lane

	Register details		Initial	INCK			
Register	Address	bit	value	27	37.125	74.25	
	Address	DIL	Value	[MHz]	[MHz]	[MHz]	
BCWAIT_TIME	3009-08h	[9:0]	0FFh	05Dh	07Fh	0FFh	
CPWAIT_TIME	300B-0Ah	[9:0]	0B6h	042h	05Bh	0B6h	
SYS_MODE	3033h	[3:0]	4h	5h	5h	5h	
INCKSEL1	3115h	[7:0]	00h	00h	00h	00h	
INCKSEL2	3116h	[7:0]	28h	23h	24h	28h	
INCKSEL3	3119-18h	[10:0]	0C0h	0C6h	0C0h	0C0h	
INCKSEL4	311B-1Ah	[10:0]	0E0h	0E7h	0E0h	0E0h	
INCKSEL5	311Eh	[7:0]	28h	23h	24h	28h	
TXCLKESC_FREQ	4005-04h	[15:0]	1290h	06C0h	0948h	1290h	
INCKSEL6	400Ch	[0]	1h	0h	0h	0h	
INCKSEL7	4074h	[2:0]	0h	1h	1h	1h	

Data rate: 720 Mbps/lane

	Register	details	Initial	IN	INCK	
Register	Address	bit	value	24	72	
	71001000	Dit		[MHz]	[MHz]	
BCWAIT_TIME	3009-08h	[9:0]	0FFh	054h	0F8h	
CPWAIT_TIME	300B-0Ah	[9:0]	0B6h	03Bh	0B0h	
SYS_MODE	3033h	[3:0]	4h	9h	9h	
INCKSEL1	3115h	[7:0]	00h	00h	00h	
INCKSEL2	3116h	[7:0]	28h	23h	28h	
INCKSEL3	3119-18h	[10:0]	0C0h	0B4h	0A0h	
INCKSEL4	311B-1Ah	[10:0]	0E0h	0FCh	0E0h	
INCKSEL5	311Eh	[7:0]	28h	23h	28h	
TXCLKESC_FREQ	4005-04h	[15:0]	1290h	0600h	1200h	
INCKSEL6	400Ch	[0]	1h	0h	0h	
INCKSEL7	4074h	[2:0]	0h	1h	1h	

Data rate: 594 Mbps/lane


	Register details		Initial	INCK			
Register	Address	bit	value	27	37.125	74.25	
	Address	DIL	value	[MHz]	[MHz]	[MHz]	
BCWAIT_TIME	3009-08h	[9:0]	0FFh	05Dh	07Fh	0FFh	
CPWAIT_TIME	300B-0Ah	[9:0]	0B6h	042h	05Bh	0B6h	
SYS_MODE	3033h	[3:0]	4h	7h	7h	7h	
INCKSEL1	3115h	[7:0]	00h	00h	00h	00h	
INCKSEL2	3116h	[7:0]	28h	23h	24h	28h	
INCKSEL3	3119-18h	[10:0]	0C0h	084h	080h	080h	
INCKSEL4	311B-1Ah	[10:0]	0E0h	0E7h	0E0h	0E0h	
INCKSEL5	311Eh	[7:0]	28h	23h	24h	28h	
TXCLKESC_FREQ	4005-04h	[15:0]	1290h	06C0h	0948h	1290h	
INCKSEL6	400Ch	[0]	1h	0h	0h	0h	
INCKSEL7	4074h	[2:0]	0h	1h	1h	1h	

## **Register Hold Setting**

By using the register REGHOLD, the settings of the frame reflection registers (registers whose reflection timing is "V" in the Register Map) can be transmitted in several frames and reflected in a certain frame at once. Registers set while REGHOLD is 1 are not reflected at the "Frame reflection register reflection timing". By setting REGHOLD to 0 in the frame where you want to reflect the registers, the registers set while REGHOLD is 1 are reflected at once.

## Register Hold Setting Register

Pogiator	Register de	Register details		Setting value	
Register	Address	s bit Initial value			
REGHOLD	3001h	[0]	0h	0: Invalid 1: Valid (Register hold)	



Register Hold Setting

## **Mode Transitions**

The transitions between operation modes are shown below. These examples are when setting is completed in one communication period.

#### List of Mode Transition

Т	State		
Horizontal direction normal	<b>→</b>	Horizontal direction inverted	Via the Standby state
Horizontal direction inverted	<b>→</b>	Horizontal direction normal	is unnecessary.
All-pixel scan mode	<b>→</b>	Window cropping mode	
Window cropping mode	$\rightarrow$	All-pixel scan mode	
Vertical direction normal	$\rightarrow$	Vertical direction inverted	Via the Standby state
Vertical direction inverted	Vertical direction inverted → Vertical direction normal		is unnecessary. One invalid frame is
Vertical direction the number of lines char (Master mode: VMAX change, Slave mod	Ū	terval change)	generated.
Horizontal direction 1H period change (Master mode: HMAX change, Slave mod			
- Transition between modes other than the - Change the input frequency of INCK *1 - Change the register setting noted "S" in	Via the standby state is necessary.		

<sup>\*1</sup> When changing the input INCK frequency, be careful not to input a pulse shorter than the high / low level widths of the preceding and following INCK at the frequency switching. If the above pulse may occur at the INCK switching point, set the XCLR pin to Low level and change the INCK frequency during system reset. Then, set the XCLR pin to High level and perform system clear following the "Power-on sequence" in the section of "Power-on and Power-off Sequence". Execute initial setting again because the register settings become default state after system clear.

**SONY** IMX515-AAQN-C

## **Other Functions**


This sensor has the following functions. For details, refer to each application note.

- Digital overlap HDR (2 / 3 frame)
- Multiple exposure HDR (2 / 4 frame)
- Additional Function of Synchronizing Sensors

## **Power-on and Power-off Sequence**

## Power-on sequence

- 1. Turn on the power supplies so that the power supplies rise in order of 1.1 V power supply  $(DV_{DD}) \rightarrow 1.8 \text{ V}$  power supply  $(OV_{DD}) \rightarrow 2.9 \text{ V}$  power supply  $(AV_{DD})$ . In addition, all the power supplies should finish rising within 200 ms.
- 2. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.)
- 3. The system clear is applied by setting XCLR to High level. Input the maser clock after setting the XCLR pin to High level.
- 4. Make the sensor setting by register communication after the system clear.




Power-on Sequence

Item	Symbol	Min.	Max.	Unit
1.1 V power supply rising → 1.8 V power supply rising	T0	0	_	ns
1.8 V power supply rising → 2.9 V power supply rising	T1	0	_	ns
Rising time of all power supplies	T2	_	200	ms
2.9 V power supply rising → Clear OFF	T <sub>LOW</sub>	500	_	ns
Clear OFF → INCK rising	Т3	1	_	μs
Clear OFF → Communication start	T4	20	_	μs
Standby OFF (communication)  → External input XHS, XVS (slave mode only)	Tsync	24	_	ms

## Slew Rate Limitation of Power-on Sequence


Conform the slew rate limitation shown below while a power supply ramps up from 0 V to 100 % of its voltage in the power-on sequence.



Item	Symbol	Power supply	Min.	Max.	Unit	Remarks
		DV <sub>DD</sub> (1.1 V)	_	25	mV/μs	
Slew rate	SR	OV <sub>DD</sub> (1.8 V)	_	25	mV/μs	
		AV <sub>DD</sub> (2.9 V)	_	25	mV/µs	

## Power-off sequence

Turn off the power supplies so that the power supplies fall in order of 2.9 V power supply (AVDD)  $\rightarrow$  1.8 V power supply (OVDD)  $\rightarrow$  1.1 V power supply (DVDD). In addition, all power supplies should finish falling within 200 ms. Set each digital input pin (INCK, SDA, SCL, XCLR, XVS, XHS) to 0 V before the 1.8 V power supply (OVDD) falls.



Power-off Sequence

Item	Symbol	Min.	Max.	Unit
2.9 V power shut down → 1.8 V power shut down	T5	0	_	ns
1.8 V power shut down → 1.1 V power shut down	Т6	0	_	ns
Shut down time of all power supplies	T7	_	200	ms

SONY

## **Sensor Setting Flow**


## **Setting Flow in Sensor Slave Mode**

The figure below shows operating flow in sensor slave mode.

For details from "Power-on" to "System clear", see the item of "Power-on sequence" in this section.

For details from "Standby cancel" to "Wait for image stabilization", see the item of "Standby Mode".

"Standby setting (power save mode)" can be made by setting the STANDBY register to "1" during "Operation".



Sensor Setting Flow (Sensor Slave Mode)

## **Setting Flow in Sensor Master Mode**


The figure below shows operating flow in sensor master mode.

For details from "Power-on" to "System clear", see the item of "Power-on sequence" in this section.

For details from "Standby cancel" to "Wait for image stabilization", see the item of "Standby Mode".


In master mode, "Master mode starts" by setting register XMSTA to "0" after "Waiting for internal regulator stabilization".


"Standby setting (power save mode)" can be made by setting the STANDBY register to "1" during "Operation". At this time, set "Master mode stop" by setting XMSTA to "1".




Sensor Setting Flow (Sensor Master Mode)

## **Peripheral Circuit**







Application circuits shown are typical examples illustrating the operation of the devices. Sony Semiconductor Solutions Corporation cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

## **Spot Pixel Specifications**

(AV<sub>DD</sub> = 2.9 V, OV<sub>DD</sub> = 1.8 V, DV<sub>DD</sub> = 1.1 V, Tj = 60  $^{\circ}$ C, 30 frame/s, Gain: 0 dB)


						Maximum distorted pixels in each zone				Measurement	
Type of distortion Level				ll'	Effective OB	III	Ineffective OB	method	Remarks		
Black or white pixels at high light	30 %	<u>&lt;</u>	D			60	No evaluation criteria applied		1		
White pixels in the dark	5.6 mV	<u>&lt;</u>	D			800		No evaluation criteria applied		2	1/30 s storage
Black pixels at signal saturated			D	<u>&lt;</u>	428 mV	0	No evaluation criteria applied		3		

Note) 1. Zone is specified based on all-pixel drive mode

2. D...Spot pixel level

3. See the Spot Pixel Pattern Specifications for the use of spot pixels that are close to each other.

## **Zone Definition**



## **Notice on White Pixels Specifications**

After delivery inspection of CMOS image sensors, particle radiation such as cosmic rays etc. may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".)

Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards.

Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Semiconductor Solutions Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after you have incorporated such CMOS image sensors into other products.

Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Semiconductor Solutions Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

## [For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

#### **Example of Annual Number of Occurrence**

White Pixel Level (in case of integration time = $1/30 \text{ s}$ ) (Tj = $60 ^{\circ}\text{C}$ )	Annual number of occurrence
5.6 mV or higher	42 pcs
10.0 mV or higher	23 pcs
24.0 mV or higher	10 pcs
50.0 mV or higher	4 pcs
72.0 mV or higher	3 pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

Material\_No.03-0.0.10


## **Measurement Method for Spot Pixels**

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

## 1. Black or white pixels at high light

After adjusting the luminous intensity so that the average value VG of the Gb / Gr signal outputs is 300 mV, measure the local dip point (black pixel at high light,  $V_{IB}$ ) and peak point (white pixel at high light,  $V_{IK}$ ) in the Gr / Gb / R / B signal output Vi (i = Gr / Gb / R / B), and substitute the value into the following formula.

Spot pixel level D =  $((V_{iB} \text{ or } V_{iK}) / \text{ Average value of } V_i) \times 100 [\%]$ 



Signal output waveform of R / G / B channel

#### 2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

## 3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.



Signal output waveform of R / G / B channel

## **Spot Pixel Pattern Specifications**

White Pixel, Black Pixel, and Bright Pixel are judged from the pattern whether they are allowed or rejected, and counted.


List of White Pixel, Black Pixel, and Bright Pixel Patterns

No.	Pattern R G G B	White pixel Black pixel Bright pixel
1		Rejected
2		Rejected

Note)

- "O" shows the position of white pixel, black pixel, or bright pixel.
   Each pattern is defined by three white pixels, three black pixels, or three bright pixels.
   (Example: If one black pixel and two white pixels are located like pattern No.1, they are not judged to be rejected.)
- 2. Products that have one or more rejected patterns are filtered out.
- 3. All spot pixels are subject to the "Maximum distorted pixels in each zone" judgment in the section of "Spot Pixel Specifications" even if they do not correspond to the patterns in the table above.

## Marking



Note 1) Year code shall be arranged in A part.

- 2) Month code shall be arranged in B part.
- 3) WID (Slice No.) shall be arranged in C part.
- 4) Lot No. shall be arranged in D to E part.

DRAWING No. AM-C515AAQN

## **Notes On Handling**

#### 1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

#### 2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

#### 3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

#### 4. Reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Recommended temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (- 6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



#### (2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 72 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125  $^{\circ}$ C for 24 h.
- (e) Note that condensation on glass or discoloration on resin interfaces may occur if the actual temperature and time exceed the conditions mentioned above.

#### (3) Others

- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) After the reflow, the paste residue of protective tape may remain around the seal glass. (The paste residue of protective tape should be ignored except remarkable one.)
- (c) Note that X-ray inspection may damage characteristics of the sensor.


#### 5. Others


- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.
- (6) Please perform the tilt adjustment for the optical axis in your company as required.


SONY IMX515-AAQN-C

# Package Outline

(Unit:mm)







1) The height from the top of cover glass to the effective image area is 0.445±0.02mm 2) The thickness of the cover glass is 0.4mm. Refractive index is 1.5

PACKAGE STRUCTURE	10N BGA	EATMENT Sn (96. 5%), A9 (3%), Cu (0. 59)	65Pin	PACKAGE WEIGHT (Typ.) 0.059	IBER AS-C109 (E)
PACKAGE	CLASSIFICATION	TERMINAL TREATMENT	PIN NUMBER	PACKAGE WEIN	DRAWING NUMBER

Sales: Shenzhen Sunnywale Inc, <a href="www.sunnywale.com">www.sunnywale.com</a>, awin@sunnywale.com, Wechat: 9308762

## **List of Trademark Logos and Definition Statements**

# **STARVIS**

\* STARVIS is a trademark of Sony Corporation. The STARVIS is back-illuminated pixel technology used in CMOS image sensors for surveillance camera applications. It features a sensitivity of 2000 mV or more per 1 μm² (color product, when imaging with a 706 cd/m² light source, F5.6 in 1 s accumulation equivalent), and realizes high picture quality in the visible-light and near infrared light regions.

## **Revision History**

Date (Y / M / D)	Rev.	Page	Description				
2019 / 06 / 13	0.1	_	Limited Edition (Not for Customer)				
2020 / 08 / 05	0.2	_	First Edition				
2021 / 02 / 01 E21110		_	First Edition (Official Edition)				
		1	Added: Copyright 2021				
		7	Update: TBD data Tolerance values of the Optical Center diagram				
		14	Update: TBD data Current Consumption values				
		21	Update: TBD Spectral Sensitivity Characteristics diagram				
		22	Update: TBD data Image Sensor Characteristics table Added: Item of G sensitivity (Old measurement conditions) in table				
		24	Update: TBD data Values of Measurement Method Added: Item of Old measurement conditions in "1. Sensitivity"				
		43 to 44	Added: Register Map items Registers are added to the addresses of (4) 34 ** h, (5) 35 ** h, (7) 37 ** h, and (9) 39 ** h				
		47	Correction: Values of Operationg mode table Frame rate and 1H period value in Horizontal/Vertical 2/2-line binning mode				
		58	Correction: Window Cropping Mode diagram Calculation formula in Image Drawing of Window Cropping Mode in inverted direction				
		85	Update: TBD data  Values of Spot Pixel Specifications table				
		86	Update: TBD data  Values of Notice on White Pixels Specifications table				
		87	Update: TBD data  Values of Measurement Method for Spot Pixels				
		88	Correction: The pattern diagram in Spot Pixel Pattern Specifications				
		89	Update: TBD Marking diagram				
		92	Update: TBD Package Outline diagram				

Sales: Shenzhen Sunnywale Inc, www.sunnywale.com, awin@sunnywale.com, Wechat: 9308762