## 



## OAH0428

### datasheet

PRELIMINARY SPECIFICATION

camera bridge processor

For the latest data sheet, please visit www.sunnywale.com



#### Copyright © 2022 OmniVision Technologies, Inc. All rights reserved.

This document is provided "as is" with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample.

OmniVision Technologies, Inc. and all its affiliates disclaim all liability, including liability for infringement of any proprietary rights, relating to the use of information in this document. No license, expressed or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

The information contained in this document is considered proprietary to OmniVision Technologies, Inc. and all its affiliates. This information may be distributed to individuals or organizations authorized by OmniVision Technologies, Inc. to receive said information. Individuals and/or organizations are not allowed to re-distribute said information.

OmniVision products are tested to comply with internal quality testing processes. OmniVision products are not designed or tested for fail-safe performance, including for use in Class III Medical Devices or other critical applications that could lead to death or personal injury. Buyers are advised to perform their own final characterization, testing and certification for use of OmniVision products in any critical application or medical device application. Buyer assumes sole risk and liability for use of OmniVision products in critical applications.

#### Trademark Information

OmniVision and the OmniVision logo are registered trademarks of OmniVision Technologies, Inc.

All other trademarks used herein are the property of their respective owners.

#### camera bridge processor

datasheet (BGA) PRELIMINARY SPECIFICATION

version 1.1 april 2022

To learn more about OmniVision Technologies, visit www.sunnywale.com. from sunnywale.com

#### applications

- endoscopes
- wearables

#### ordering information

- OAH0428-B64G-Z (lead-free) 64-pin BGA
- OAH0428-B64U-Z (lead-free) 64-pin BGA, tested manually

#### features

- automatic black level calibration (ABLC)
- support for the following ISP functions: LENC, DPC, AWB, RAW DNS
- staggered HDR
- programmable controls for frame rate, mirroring, and windowing
- supports 2x2 binning, cropping, and 2x upscaling
- supports 4-wire analog, 4-wire digital, Bayer RGB, 8/10-bit RAW HDR data input
- supports 10-bit DVP, 2-lane MIPI / sub-LVDS data output

- system functions: auto-start (OH02B10, OH0FA10), imager identification (via sync codes for analog, sensor ID register for digital), pseudo-global shutter, group hold, bypass mode
- 6 x 6 mm to fit into handle or at back-end, near ISP in medical endoscope and other video devices
- SPI master and serial camera control bus (SCCB) master/slave control interfaces
- security functions: test pattern generation, embedded line data, frame counter, MBIST
- one-time programmable (OTP) memory
- autoclavable

### key specifications

power supply:

core: 1.1V I/O: 3.3V analog: 3.3V

- temperature range: -30°C to 70°C junction temperature
- package dimensions: 6 mm × 6 mm from sunnywale. co

04.15.2022

### THIS PAGE INTENTIONALLY LEFT BLANK

# from sunnywale.co



PRELIMINARY SPECIFICATION

version 1.1

### table of contents

1 signal descriptions	1-1
2 system level description	2-1
2.1 overview	2-1
2.1.1 OAH0428 ID and identifying sensor's revision ID	2-1
2.2 architecture	2-3
2.3 supported medical image sensor format and frame rate	2-7
2.4 I/O control	2-8
2.5 MIPI interface	2-10
2.6 power up sequence	2-10
2.7 reset	2-11
2.7.1 power on reset generation	2-11
2.7.2 software reset	2-11
2.8 hardware and software standby	2-11
2.8.1 hardware standby	2-11
2.8.2 software standby	2-11
2.9 system clock control	2-12
2.9.1 PLL1	2-12
2.9.2 PLL2	2-12
2.9.3 PLL clock scheme	2-12
2.10 SCCB interface	2-14
2.10.1 SCCB timing	2-14
2.10.2 direct access mode	2-15
2.11 group write	2-18
2.11.1 hold	2-21
2.11.2 launch	2-21
2.12 four-wire interface	2-25
2.12.1 four-wire interface design	2-25
2.12.2 frame timing for four-wire transition	2-25
2.12.3 active image timing	2-26
2.12.4 initialization	2-27
2.12.5 sensor reset	from <sup>2-27</sup> suppy walo
2.12.6 digital medical sensor register access with OAH0428 (OH02E	B10 as example) UI2-27 S UIIII Y W C I C . U



3 t	olock leve	I description	3-1
	3.1 HDR	: mode	3-1
	3.1.1	I HDR data path	3-1
	3.1.2	2 supported input image sensor HDR data timing	3-2
	3.1.3	3 DVP output to support HDR mode	3-2
	3.1.4	4 MIPI output to support HDR mode	3-3
	3.2 AEC	and AGC algorithms	3-4
	3.2.1	l average-based algorithm	3-5
	3.2.2	2 average luminance (YAVG)	3-7
	3.3 AEC	/AGC steps	3-10
	3.3.1	l auto exposure control (AEC)	3-10
	3.3.2	2 manual exposure control	3-10
	3.3.3	3 auto gain control (AGC)	3-10
	3.3.4	1 manual gain control	3-10
	3.3.5	5 integration time between 1-16 rows	3-11
	3.3.6	5 when AEC reaches maximum	3-11
	3.4 10-b	bit ADC	3-11
	3.4.1	l sensor analog output specification	3-11
	3.5 seria	al peripheral interface (SPI) bus	3-12
	3.5.1	l data transfer protocol	3-12
	3.6 BLC		3-14
	3.7 emb	edded line	3-15
	3.7.1	l embedded data format at output	3-15
	3.7.2	2 embedded line output	3-16
	3.8 PWN	4	3-17
	3.8.1	I PWM working mode – support analog medical sensor, OH0FA10 as example	3-17
	3.8.2	2 PWM period and PWM duty cycle	3-18
4 i	mage sen	isor core digital functions	4-1
	4.1 ISP §	general controls	4-1
	4.2 ISP (	data flow diagram	4-1
	4.3 RAW	/_BIN	4-2
	4.4 PRE	ISP	4-4
	4.4.1	L transparent effect	4-5
	4.4.2	2 rolling effect from clipping	19450 00
	4.5 lens	correction (LENC)	a4-5. U
	4.5.1	L LENC function controls	4-6

S OMNIVISION<sup>™</sup> proprietary to OmniVision Technologies

4.6 auto white balance (AWB)	4-8
4.7 defect pixel cancellation (DPC)	4-10
4.8 RAW_DNS	4-13
4.9 window	4-14
4.9.1 ISP window crop	4-14
4.10 upscale function	4-16
4.11 AVG	4-16
register tables	5-1
5.1 system control [0x0100, 0x0103, 0x3000 - 0x303E]	5-1
5.2 PLL control [0x0300 - 0x032B, 0x032E]	5-5
5.3 SCCB control [0x3100 - 0x3101]	5-7
5.4 SPI control [0x3200 - 0x3213]	5-7
5.5 GRP_HLD [0x3400 ~ 0x3445]	5-9
5.6 AEC_PK [0x3500 - 0x3511, 0x3540 - 0x3549]	5-14
5.7 analog control [0x3600 - 0x3612, 0x3631 - 0x3637, 0x3660 - 0x3662]	5-15
5.8 ADC_SYNC [0x3700 - 0x370F, 0x3716 - 0x3728, 0x3737]	5-17
5.9 timing [0x3800 - 0x3856]	5-18
5.10 PWM0 [0x3940 - 0x3941, 0x394D - 0x3956]	5-20
5.11 PWM1 [0x3980 - 0x3981, 0x398D - 0x3996]	5-21
5.12 AEC/AGC [0x3A00 - 0x3A62, 0x3B00 - 0x3B62]	5-22
5.13 OTP_SC [0x3D80 - 0x3D87, 0x3D8E - 0x3D91]	5-26
5.14 FSIN [0x3F00 - 0x3F14]	5-27
5.15 BLC control [0x4000 - 0x4017, 0x4020 - 0x4041, 0x4050 - 0x406F]	5-29
5.16 BIST [0x4200 - 0x421F]	5-33
5.17 frame control 0 [0x4400 - 0x4402]	5-35
5.18 frame control 1 [0x4480 - 0x4482]	5-35
5.19 VFIFO [0x4600 - 0x4601, 0x4604 - 0x4605]	5-35
5.20 DVP control [0x4700 - 0x4701, 0x4708 - 0x4709, 0x470C - 0x470E]	5-36
5.21 MIPI control [0x480E, 0x4813]	5-37
5.22 four-wire [0x4B01 - 0x4B71]	5-38
5.23 four-wire PHY [0x4B80 - 0x4B97]	5-43
5.24 TX four-wire [0x4D00 - 0x4D11]	5-45
5.25 ISP [0x4F00 - 0x4F13, 0x5000 - 0x507B]	Trom46sunnywale co
5.26 RAW_BIN long channel [0x5100 ~ 0x510B]	5-54 Summy ware. Ot
5.27 LENC [0x5189 - 0x518D]	5-55

5

5.28 AWB long channel [0x5200 ~ 0x5217]	5-55
5.29 DPC long channel [0x5240 - 0x5258]	5-57
5.30 window long channel [0x5320 ~ 0x5328]	5-58
5.31 upscale control [0x5360 ~ 0x5365, 0x5660 ~ 0x5665]	5-59
5.32 average control [0x53A0 ~ 0x53B0, 0x56A0 ~ 0x56B0]	5-60
5.33 RAW_BIN short channel [0x5400 - 0x540B]	5-63
5.34 AWB short channel [0x5500 - 0x5517]	5-64
5.35 DPC short channel [0x5540 ~ 0x5558]	5-66
5.36 window short channel [0x5620 - 0x5628]	5-67
6 operating specifications	6-1
6.1 absolute maximum ratings	6-1
6.2 functional temperature	6-1
6.3 DC characteristics	6-2
7 mechanical specifications	7-1
7.1 physical specifications	7-1
7.2 IR reflow profile	7-3

# from sunnywale.co

### list of figures

figure 1-1	pin diagram	1-1
figure 2-1	OAH0428 medical system block diagram	2-1
figure 2-2	OAH0428 functional block diagram	2-3
figure 2-3	OAH0428 functional block diagram with digital medical sensor	2-4
figure 2-4	OAH0428 functional block diagram with analog medical sensor	2-5
figure 2-5	OAH0428 reference schematic	2-6
figure 2-6	power up sequence	2-10
figure 2-7	PLL diagram	2-12
figure 2-8	SCCB interface timing	2-14
figure 2-9	message type	2-15
figure 2-10	SCCB single read from random location	2-15
figure 2-11	SCCB single read from current location	2-16
figure 2-12	SCCB sequential read from random location	2-16
figure 2-13	SCCB sequential read from current location	2-16
figure 2-14	SCCB single write to random location	2-17
figure 2-15	SCCB sequential write to random location	2-17
figure 2-16	four-wire interface diagram	2-25
figure 2-17	MIPI turnaround sequence	2-26
figure 2-18	active image timing diagram	2-26
figure 2-19	initialization diagram	2-27
figure 3-1	HDR data path diagram	3-1
figure 3-2	basic sensor output timing	3-2
figure 3-3	fixed-offset staggered HDR DVP output timing diagram	3-2
figure 3-4	auto-offset staggered HDR DVP output timing diagram	3-3
figure 3-5	AEC/AGC auto speed (step) mode diagram	3-5
figure 3-6	AEC/AGC manual speed (step) mode diagram	3-6
figure 3-7	average-based window definition	3-7
figure 3-8	ISP input window	3-10
figure 3-9	OH0FA10 output diagram	3-11
figure 3-10	SPI bus protocol	from <sup>3-12</sup> cuppywolo
figure 3-11	outputted image structure	II UB 15 SUIIII Y WALE. CO
figure 3-12	three data formats	3-15



vii

figure 3-13	PWM timing relationship	3-17
figure 4-1	ISP data flow diagram	4-1
figure 4-2	color bar types	4-4
figure 4-3	transparent effect	4-5
figure 4-4	rolling effect	4-5
figure 4-5	LENC profile map	4-6
figure 4-6	L channel Q value usage	4-7
figure 4-7	DPC threshold in auto mode	4-10
figure 4-8	DPC maximum allowed defect pixel number in auto mode	4-11
figure 4-9	crop window definitions	4-14
figure 4-10	upscale diagram	4-16
figure 4-11	average window	4-17
figure 7-1	package specifications	7-1
figure 7-2	IR reflow profile suggestion (lead free solder)	7-3



# from sunnywale.co

### list of tables

signal descriptions	1-1
pin status under various conditions (DOVDD=AVDD=3.3V)	1-4
internal pull up/down resistor range	1-5
pad symbol and equivalent circuit	1-5
sensor revision ID control registers	2-2
format and frame rate (with four-wire interface)	2-7
format and frame rate (with SPI interface)	2-7
I/O control registers	2-8
power up sequence timing constraints	2-10
hardware and standby description	2-11
PLL control registers	2-13
SCCB interface timing specifications	2-14
context switching control registers	2-18
frame timing with active image rows	2-26
SRAM buffer control registers	2-28
four-wire register control registers	2-28
supported sensors	3-1
DVP short exposure control registers	3-3
MIPI VC/DT control registers	3-3
AEC/AGC control function registers	3-4
average based control function registers	3-6
average luminance control function registers	3-8
average based control function registers	3-11
SPI registers	3-13
BLC registers	3-14
embedded line registers	3-16
PWM period / duty cycle	3-18
PWM registers	3-18
ISP general control registers	4-1
RAW_BIN control registers	from <sup>4-2</sup> ournumolo
PRE_ISP control registers	IIOH₄-sSunnyware.CC
LENC control registers	4-8
	signal descriptions pin status under various conditions (DOVDD=AVDD=3.3V) internal pull up/down resistor range pad symbol and equivalent circuit sensor revision ID control registers format and frame rate (with four-wire interface) format and frame rate (with SPI interface) I/O control registers power up sequence timing constraints hardware and standby description PLL control registers SCCB interface timing specifications context switching control registers 0 frame timing with active image rows . SRAM buffer control registers supported sensors DVP short exposure control registers MIPI VC/DT control registers AEC/AGC control function registers average based control function registers average luminance control function registers supres average luminance control function registers AEC registers BLC registers DVP MP registers SPI registers BLC registers ISP general control registers RAW_BIN control registers RAW_BIN control registers RAW_BIN control registers PRE_ISP control registers LENC control registers



table 4-5	AWB control registers		4-8
table 4-6	DPC control registers		4-11
table 4-7	window control registers		4-15
table 4-8	upscale control registers		4-16
table 4-9	average control registers		4-17
table 5-1	system control registers		5-1
table 5-2	PLL control registers		5-5
table 5-3	SCCB control registers		5-7
table 5-4	SPI control registers		5-7
table 5-5	GRP_HLD registers		5-9
table 5-6	AEC_PK registers		5-14
table 5-7	analog control registers		5-15
table 5-8	ADC_SYNC registers		5-17
table 5-9	timing registers		5-18
table 5-10	PWM0 registers		5-20
table 5-11	PWM1 registers		5-21
table 5-12	AEC/AGC registers		5-22
table 5-13	OTP_SC registers		5-26
table 5-14	FSIN registers		5-27
table 5-15	BLC control registers		5-29
table 5-16	BIST registers		5-33
table 5-17	frame control O registers		5-35
table 5-18	frame control 1 registers		5-35
table 5-19	VFIFO registers		5-35
table 5-20	DVP control registers		5-36
table 5-21	MIPI control registers		5-37
table 5-22	four-wire registers		5-38
table 5-23	four-wire PHY registers		5-43
table 5-24	TX four-wire registers		5-45
table 5-25	ISP registers		5-46
table 5-26	RAW_BIN long channel registers		5-54
table 5-27	LENC registers	C	5-55
table 5-28	AWB long channel registers	trom	SUNNYWære. C
table 5-29	DPC long channel registers	7.7. VIII	5-57
table 5-30	window long channel registers		5-58



version 1.1

table 5-31	upscale control registers	5-59
table 5-32	average control registers	5-60
table 5-33	RAW_BIN short channel registers	5-63
table 5-34	AWB short channel registers	5-64
table 5-35	DPC short channel registers	5-66
table 5-36	window short channel registers	5-67
table 6-1	absolute maximum ratings	6-1
table 6-2	functional temperature	6-1
table 6-3	DC characteristics	6-2
table 7-1	package dimensions	7-1
table 7-2	reflow conditions	7-3

# from sunnywale.co

04.15.2022

